JPS5353930A - Input and output control system - Google Patents
Input and output control systemInfo
- Publication number
- JPS5353930A JPS5353930A JP12835076A JP12835076A JPS5353930A JP S5353930 A JPS5353930 A JP S5353930A JP 12835076 A JP12835076 A JP 12835076A JP 12835076 A JP12835076 A JP 12835076A JP S5353930 A JPS5353930 A JP S5353930A
- Authority
- JP
- Japan
- Prior art keywords
- input
- control system
- output control
- address
- output unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System (AREA)
Abstract
PURPOSE: To save the main memory address space aand to simplify the address detecting circuit, by connecting the one input and output unit in the space address of the main memory allocated to the input and output unit.
COPYRIGHT: (C)1978,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12835076A JPS5353930A (en) | 1976-10-27 | 1976-10-27 | Input and output control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12835076A JPS5353930A (en) | 1976-10-27 | 1976-10-27 | Input and output control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5353930A true JPS5353930A (en) | 1978-05-16 |
Family
ID=14982628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12835076A Pending JPS5353930A (en) | 1976-10-27 | 1976-10-27 | Input and output control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5353930A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551852A (en) * | 1982-12-17 | 1985-11-05 | U.S. Philips Corporation | Process for spreading the volume of traffic over different control channels of a cellular radio transmission system |
-
1976
- 1976-10-27 JP JP12835076A patent/JPS5353930A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551852A (en) * | 1982-12-17 | 1985-11-05 | U.S. Philips Corporation | Process for spreading the volume of traffic over different control channels of a cellular radio transmission system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52103921A (en) | Data processing unit | |
JPS52119832A (en) | Electroinc calculator of microprogram control system | |
JPS5363935A (en) | Memory address control system | |
JPS5353930A (en) | Input and output control system | |
JPS52112245A (en) | Data terminal unit | |
JPS5384526A (en) | Memory unit | |
JPS5415620A (en) | Buffer memory unit | |
JPS539434A (en) | Data processor system | |
JPS5440049A (en) | Information process system | |
JPS526032A (en) | Main storage control unit | |
JPS528737A (en) | Memory control system | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5431222A (en) | Character information memory system | |
JPS5353929A (en) | Memory system | |
JPS5356936A (en) | Transfer control system | |
JPS5371773A (en) | Sequence controller | |
JPS52146135A (en) | Address selection control system | |
JPS5351934A (en) | Sub channel metal access control system | |
JPS5368138A (en) | Interrupt priority determining circuit | |
JPS5332775A (en) | Period comparison circuit | |
JPS5365022A (en) | Buffer memory control system | |
JPS52132740A (en) | Main memory control unit | |
JPS5217732A (en) | Integrated circuit unit | |
JPS5379446A (en) | External memory control unit | |
JPS52104024A (en) | Information check system |