JPS5337347A - Zero adjustment memory unit - Google Patents

Zero adjustment memory unit

Info

Publication number
JPS5337347A
JPS5337347A JP11233376A JP11233376A JPS5337347A JP S5337347 A JPS5337347 A JP S5337347A JP 11233376 A JP11233376 A JP 11233376A JP 11233376 A JP11233376 A JP 11233376A JP S5337347 A JPS5337347 A JP S5337347A
Authority
JP
Japan
Prior art keywords
zero adjustment
memory unit
adjustment memory
zero
regardlese
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11233376A
Other languages
Japanese (ja)
Inventor
Shunji Minami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP11233376A priority Critical patent/JPS5337347A/en
Publication of JPS5337347A publication Critical patent/JPS5337347A/en
Pending legal-status Critical Current

Links

Landscapes

  • Indication And Recording Devices For Special Purposes And Tariff Metering Devices (AREA)

Abstract

PURPOSE: To simply perform the zero adjustment electrically, by operating the analog memory regardlese of input signal.
COPYRIGHT: (C)1978,JPO&Japio
JP11233376A 1976-09-17 1976-09-17 Zero adjustment memory unit Pending JPS5337347A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11233376A JPS5337347A (en) 1976-09-17 1976-09-17 Zero adjustment memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11233376A JPS5337347A (en) 1976-09-17 1976-09-17 Zero adjustment memory unit

Publications (1)

Publication Number Publication Date
JPS5337347A true JPS5337347A (en) 1978-04-06

Family

ID=14584044

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11233376A Pending JPS5337347A (en) 1976-09-17 1976-09-17 Zero adjustment memory unit

Country Status (1)

Country Link
JP (1) JPS5337347A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4974079A (en) * 1972-11-14 1974-07-17

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4974079A (en) * 1972-11-14 1974-07-17

Similar Documents

Publication Publication Date Title
JPS51140642A (en) Driving circuit
JPS5235946A (en) Memory control unit
JPS51112121A (en) Keyboard
JPS51123080A (en) Variable capacitance element
JPS5337347A (en) Zero adjustment memory unit
JPS5326514A (en) Position adjusting unit
JPS5313838A (en) Character display unit
JPS53102631A (en) Printer
JPS52142954A (en) Gain control circuit
JPS52131409A (en) Signal corrction system
JPS5269533A (en) Double keying prevention circuit
JPS52147031A (en) Time-sharing system of output device
JPS51111366A (en) Effective value transformation apparatus
JPS5217732A (en) Integrated circuit unit
JPS52144948A (en) Gain control circuit
JPS5229348A (en) Umbrella
JPS5312487A (en) Preparation of d-ribose
JPS52140244A (en) Trouble diagnosis circuit
JPS5378730A (en) Monitor device for terminal unit
JPS5210056A (en) Quartz oscillator
JPS51135620A (en) Signal switchover circuit
JPS51114576A (en) Numerical control system
JPS51120649A (en) Analog accumulation circuit
JPS53105365A (en) Discharge display unit
JPS5283513A (en) Novel antibiotics fortemycin c