JPS51123064A - Forming process of bonding-pad area - Google Patents
Forming process of bonding-pad areaInfo
- Publication number
- JPS51123064A JPS51123064A JP4754175A JP4754175A JPS51123064A JP S51123064 A JPS51123064 A JP S51123064A JP 4754175 A JP4754175 A JP 4754175A JP 4754175 A JP4754175 A JP 4754175A JP S51123064 A JPS51123064 A JP S51123064A
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- pad area
- forming process
- film
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
Abstract
PURPOSE: To prevent the invasion of contaminations from the ponding-pad area by forming the oxide-film under the bonding-pad and the oxide-film of the other parts which are isolated by PSG-film.
COPYRIGHT: (C)1976,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4754175A JPS51123064A (en) | 1975-04-21 | 1975-04-21 | Forming process of bonding-pad area |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4754175A JPS51123064A (en) | 1975-04-21 | 1975-04-21 | Forming process of bonding-pad area |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS51123064A true JPS51123064A (en) | 1976-10-27 |
Family
ID=12777990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4754175A Pending JPS51123064A (en) | 1975-04-21 | 1975-04-21 | Forming process of bonding-pad area |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS51123064A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5512680U (en) * | 1978-07-12 | 1980-01-26 | ||
KR100570239B1 (en) * | 1997-02-27 | 2006-07-25 | 산요덴키가부시키가이샤 | Semiconductor device and manufacturing method for semiconductor device |
-
1975
- 1975-04-21 JP JP4754175A patent/JPS51123064A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5512680U (en) * | 1978-07-12 | 1980-01-26 | ||
KR100570239B1 (en) * | 1997-02-27 | 2006-07-25 | 산요덴키가부시키가이샤 | Semiconductor device and manufacturing method for semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5265259A (en) | Synthesis of 16beta-alkylestradiol or its 17-esters | |
JPS51123064A (en) | Forming process of bonding-pad area | |
JPS51130138A (en) | Data processing system for extended instructions | |
JPS52153947A (en) | Dicyclododecyl peroxycarbonate | |
JPS525273A (en) | Transistor | |
JPS5273878A (en) | Synthesis of 6-carboxyacetyl-3,4-dihydrocarbostyril | |
JPS5233624A (en) | Preparation of leucylnitroagmatines | |
JPS5215492A (en) | Ozone generator | |
JPS53108974A (en) | 7-arginylamino-4-methylcoumarin | |
JPS525700A (en) | The process for production of silicon nitride | |
JPS5233670A (en) | Process for preparation of saccharin | |
JPS52141565A (en) | Manufacture of semiconductor unit | |
JPS5219652A (en) | Preparation of leucylagmatine compounds | |
JPS5219958A (en) | Scanning electron microscope | |
JPS5384974A (en) | 7-leucylamino-4-methylcoumarin and its production | |
JPS51132799A (en) | Composite superconductive wire-materials | |
JPS51125362A (en) | Process for synthesizing echinatin glycosides | |
JPS51131153A (en) | Vertical blind | |
JPS5231888A (en) | Method of producing novel antibiotics, demethylblasticidin s | |
JPS5257156A (en) | Process for preparing 5,6_trans-24-hydroxycholecalciferol | |
JPS5370530A (en) | Sound proof device | |
JPS5377012A (en) | Peptide | |
JPS526863A (en) | Washer which indicates the completion of bolt fastening | |
JPS523895A (en) | Preparation of beta-aromatics-substituted isopropylamines | |
JPS53112872A (en) | Novel 5-fluoro-3-phenylindole |