JPS5075301A - - Google Patents

Info

Publication number
JPS5075301A
JPS5075301A JP49124802A JP12480274A JPS5075301A JP S5075301 A JPS5075301 A JP S5075301A JP 49124802 A JP49124802 A JP 49124802A JP 12480274 A JP12480274 A JP 12480274A JP S5075301 A JPS5075301 A JP S5075301A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP49124802A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS5075301A publication Critical patent/JPS5075301A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP49124802A 1973-10-29 1974-10-29 Pending JPS5075301A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19732354103 DE2354103A1 (de) 1973-10-29 1973-10-29 Schaltungsanordnung zur regelung der phasenlage eines taktsignals

Publications (1)

Publication Number Publication Date
JPS5075301A true JPS5075301A (ja) 1975-06-20

Family

ID=5896713

Family Applications (1)

Application Number Title Priority Date Filing Date
JP49124802A Pending JPS5075301A (ja) 1973-10-29 1974-10-29

Country Status (11)

Country Link
US (1) US3919647A (ja)
JP (1) JPS5075301A (ja)
AT (1) ATA779374A (ja)
BE (1) BE821598A (ja)
CH (1) CH576728A5 (ja)
DE (1) DE2354103A1 (ja)
DK (1) DK561574A (ja)
FR (1) FR2249496B1 (ja)
IT (1) IT1025233B (ja)
NL (1) NL7413769A (ja)
SE (1) SE7413535L (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4043438A (en) * 1976-04-27 1977-08-23 Litton Business Systems, Inc. Printing control circuit
DE2811636A1 (de) * 1978-03-17 1979-09-20 Tekade Felten & Guilleaume Synchronisation eines lokalen oszillators mit einem referenzoszillator
JPS5537031A (en) * 1978-09-07 1980-03-14 Trio Kenwood Corp Phase synchronizing circuit
FR2564267B1 (fr) * 1984-05-11 1991-03-29 Telecommunications Sa Circuit de synchronisation dans un multiplexeur de signaux numeriques plesiochrones
DE3855342T2 (de) * 1987-10-01 1997-01-23 Sharp Kk Digitale Phasenregelschleifen-Anordnung
DE3818843A1 (de) * 1988-06-03 1989-12-07 Standard Elektrik Lorenz Ag Verfahren und schaltungsanordnung zur rueckgewinnung eines bittaktes aus einem empfangenen digitalen nachrichtensignal
FR2646742B1 (fr) * 1989-05-03 1994-01-07 Telecommunications Sa Dispositif pour synchroniser un signal pseudo-binaire avec un signal d'horloge regeneree a sauts de phase

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1212213A (en) * 1967-11-21 1970-11-11 Int Computers Ltd Improvements in or relating to clock synchronising circuits
US3585298A (en) * 1969-12-30 1971-06-15 Ibm Timing recovery circuit with two speed phase correction
US3851101A (en) * 1974-03-04 1974-11-26 Motorola Inc Adaptive phase synchronizer

Also Published As

Publication number Publication date
ATA779374A (de) 1975-10-15
BE821598A (fr) 1975-04-29
US3919647A (en) 1975-11-11
FR2249496A1 (ja) 1975-05-23
CH576728A5 (ja) 1976-06-15
DE2354103A1 (de) 1975-05-07
FR2249496B1 (ja) 1977-03-25
IT1025233B (it) 1978-08-10
DK561574A (ja) 1975-06-30
NL7413769A (nl) 1975-05-02
SE7413535L (ja) 1975-04-30

Similar Documents

Publication Publication Date Title
AU476761B2 (ja)
AU465372B2 (ja)
AU474593B2 (ja)
AU474511B2 (ja)
AU474838B2 (ja)
AU465453B2 (ja)
AU471343B2 (ja)
AU465434B2 (ja)
AU450229B2 (ja)
AU476714B2 (ja)
FR2249496B1 (ja)
AU476696B2 (ja)
AU466283B2 (ja)
AU472848B2 (ja)
AU477823B2 (ja)
AU447540B2 (ja)
AU471461B2 (ja)
AU476873B1 (ja)
AU461342B2 (ja)
AU477824B2 (ja)
AU1891376A (ja)
CH565371A5 (ja)
AU480305A (ja)
AU479453A (ja)
AU479422A (ja)