JPS5037359A - - Google Patents

Info

Publication number
JPS5037359A
JPS5037359A JP48087547A JP8754773A JPS5037359A JP S5037359 A JPS5037359 A JP S5037359A JP 48087547 A JP48087547 A JP 48087547A JP 8754773 A JP8754773 A JP 8754773A JP S5037359 A JPS5037359 A JP S5037359A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP48087547A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP48087547A priority Critical patent/JPS5037359A/ja
Publication of JPS5037359A publication Critical patent/JPS5037359A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4823Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area

Landscapes

  • Wire Bonding (AREA)
JP48087547A 1973-08-06 1973-08-06 Pending JPS5037359A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP48087547A JPS5037359A (ja) 1973-08-06 1973-08-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP48087547A JPS5037359A (ja) 1973-08-06 1973-08-06

Publications (1)

Publication Number Publication Date
JPS5037359A true JPS5037359A (ja) 1975-04-08

Family

ID=13917999

Family Applications (1)

Application Number Title Priority Date Filing Date
JP48087547A Pending JPS5037359A (ja) 1973-08-06 1973-08-06

Country Status (1)

Country Link
JP (1) JPS5037359A (ja)

Similar Documents

Publication Publication Date Title
AR201758A1 (ja)
AU476761B2 (ja)
AU465372B2 (ja)
AR201235Q (ja)
AR201231Q (ja)
AU474593B2 (ja)
AU474511B2 (ja)
AU474838B2 (ja)
AU465453B2 (ja)
AU471343B2 (ja)
AU465434B2 (ja)
AU450229B2 (ja)
AU476714B2 (ja)
AR201229Q (ja)
AU466283B2 (ja)
AR199451A1 (ja)
AU476696B2 (ja)
AU472848B2 (ja)
AU477823B2 (ja)
AR193950A1 (ja)
AU476873B1 (ja)
AR200256A1 (ja)
AU461342B2 (ja)
AR210729A1 (ja)
AU477824B2 (ja)