JPS50148049A - - Google Patents

Info

Publication number
JPS50148049A
JPS50148049A JP49055421A JP5542174A JPS50148049A JP S50148049 A JPS50148049 A JP S50148049A JP 49055421 A JP49055421 A JP 49055421A JP 5542174 A JP5542174 A JP 5542174A JP S50148049 A JPS50148049 A JP S50148049A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP49055421A
Other languages
Japanese (ja)
Other versions
JPS5426437B2 (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP5542174A priority Critical patent/JPS5426437B2/ja
Publication of JPS50148049A publication Critical patent/JPS50148049A/ja
Publication of JPS5426437B2 publication Critical patent/JPS5426437B2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Pulse Circuits (AREA)
  • Electronic Switches (AREA)
JP5542174A 1974-05-20 1974-05-20 Expired JPS5426437B2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5542174A JPS5426437B2 (en:Method) 1974-05-20 1974-05-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5542174A JPS5426437B2 (en:Method) 1974-05-20 1974-05-20

Publications (2)

Publication Number Publication Date
JPS50148049A true JPS50148049A (en:Method) 1975-11-27
JPS5426437B2 JPS5426437B2 (en:Method) 1979-09-04

Family

ID=12998097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5542174A Expired JPS5426437B2 (en:Method) 1974-05-20 1974-05-20

Country Status (1)

Country Link
JP (1) JPS5426437B2 (en:Method)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56100524A (en) * 1980-01-17 1981-08-12 Matsushita Electric Works Ltd Reset/counter test mode switching circuit of electronic timer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS475110U (en:Method) * 1971-02-03 1972-09-14

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS475110U (en:Method) * 1971-02-03 1972-09-14

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56100524A (en) * 1980-01-17 1981-08-12 Matsushita Electric Works Ltd Reset/counter test mode switching circuit of electronic timer

Also Published As

Publication number Publication date
JPS5426437B2 (en:Method) 1979-09-04

Similar Documents

Publication Publication Date Title
FI751531A7 (en:Method)
AU7459474A (en:Method)
FI751749A7 (en:Method)
JPS518973A (en:Method)
JPS50148049A (en:Method)
AU7459074A (en:Method)
AU495870B2 (en:Method)
AU496555B2 (en:Method)
AU485022B2 (en:Method)
AU486824B2 (en:Method)
FI222574A7 (en:Method)
CS164726B1 (en:Method)
AU7253374A (en:Method)
CS166115B1 (en:Method)
CS175733B1 (en:Method)
AU8476175A (en:Method)
JPS5099979U (en:Method)
JPS50126474A (en:Method)
BG20144A1 (en:Method)
BG19730A1 (en:Method)
BG20438A1 (en:Method)
BG20245A1 (en:Method)
BG20223A1 (en:Method)
BG20145A1 (en:Method)
BG20449A1 (en:Method)