JPS50146229A - - Google Patents

Info

Publication number
JPS50146229A
JPS50146229A JP50047334A JP4733475A JPS50146229A JP S50146229 A JPS50146229 A JP S50146229A JP 50047334 A JP50047334 A JP 50047334A JP 4733475 A JP4733475 A JP 4733475A JP S50146229 A JPS50146229 A JP S50146229A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP50047334A
Other languages
Japanese (ja)
Other versions
JPS5818708B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS50146229A publication Critical patent/JPS50146229A/ja
Publication of JPS5818708B2 publication Critical patent/JPS5818708B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1458Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1483Protection against unauthorised use of memory or access to memory by checking the subject access rights using an access-table, e.g. matrix or list
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1027Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP50047334A 1974-04-18 1975-04-18 共用アクセス多重プログラム型デ−タ処理システムにおいて情報を記憶しアクセスするための方法及び装置 Expired JPS5818708B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US46214474A 1974-04-18 1974-04-18
US462144 1974-04-18

Publications (2)

Publication Number Publication Date
JPS50146229A true JPS50146229A (xx) 1975-11-22
JPS5818708B2 JPS5818708B2 (ja) 1983-04-14

Family

ID=23835317

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50047334A Expired JPS5818708B2 (ja) 1974-04-18 1975-04-18 共用アクセス多重プログラム型デ−タ処理システムにおいて情報を記憶しアクセスするための方法及び装置

Country Status (6)

Country Link
JP (1) JPS5818708B2 (xx)
AU (1) AU505596B2 (xx)
DE (1) DE2516050A1 (xx)
FR (1) FR2268302B3 (xx)
GB (1) GB1498116A (xx)
HK (1) HK36880A (xx)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU506710B2 (en) * 1974-10-21 1980-01-24 Honeywell Information Systems Incorp. Method of accessing priviledged memory in a multiprogrammed data processing system
US4079453A (en) * 1976-08-20 1978-03-14 Honeywell Information Systems Inc. Method and apparatus to test address formulation in an advanced computer system
GB2127994B (en) * 1982-09-29 1987-01-21 Apple Computer Memory management unit for digital computer
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US4545016A (en) * 1983-01-07 1985-10-01 Tandy Corporation Memory management system
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US5075845A (en) * 1989-12-22 1991-12-24 Intel Corporation Type management and control in an object oriented memory protection mechanism
US7707385B2 (en) 2004-12-14 2010-04-27 Sony Computer Entertainment Inc. Methods and apparatus for address translation from an external device to a memory of a processor
CN115083463B (zh) * 2022-08-23 2022-11-08 旋智电子科技(上海)有限公司 用于控制存储器访问权限的方法、电子系统和存储介质

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
THE MULTICS VIRTUAL MEMORY:CONCEPTS AND DESIGN=1972 *

Also Published As

Publication number Publication date
AU7994975A (en) 1976-10-14
FR2268302B3 (xx) 1978-10-06
GB1498116A (en) 1978-01-18
DE2516050A1 (de) 1975-11-06
HK36880A (en) 1980-07-18
FR2268302A1 (xx) 1975-11-14
JPS5818708B2 (ja) 1983-04-14
AU505596B2 (en) 1979-11-29

Similar Documents

Publication Publication Date Title
JPS5165534A (xx)
AU495028B2 (xx)
CH577886A5 (xx)
BG21133A1 (xx)
AU480540A (xx)
AU480977A (xx)
AU481639A (xx)
AU482284A (xx)
BE836964A (xx)
BG19639A1 (xx)
BG19682A1 (xx)
BG19903A1 (xx)
BG20001A1 (xx)
BG20447A1 (xx)
BG20459A1 (xx)
BG20643A1 (xx)
BG20852A1 (xx)
BG20988A1 (xx)
CH577817A5 (xx)
BG21288A1 (xx)
BG21290A1 (xx)
BG21327A2 (xx)
BG21452A1 (xx)
BG22566A1 (xx)
BG26001A3 (xx)