|
US4954951A
(en)
*
|
1970-12-28 |
1990-09-04 |
Hyatt Gilbert P |
System and method for increasing memory performance
|
|
US5459846A
(en)
*
|
1988-12-02 |
1995-10-17 |
Hyatt; Gilbert P. |
Computer architecture system having an imporved memory
|
|
US5526506A
(en)
*
|
1970-12-28 |
1996-06-11 |
Hyatt; Gilbert P. |
Computer system having an improved memory architecture
|
|
US3979726A
(en)
*
|
1974-04-10 |
1976-09-07 |
Honeywell Information Systems, Inc. |
Apparatus for selectively clearing a cache store in a processor having segmentation and paging
|
|
JPS5247636A
(en)
*
|
1975-10-15 |
1977-04-15 |
Toshiba Corp |
Control method for transmitting information
|
|
US4128882A
(en)
*
|
1976-08-19 |
1978-12-05 |
Massachusetts Institute Of Technology |
Packet memory system with hierarchical structure
|
|
US4070706A
(en)
*
|
1976-09-20 |
1978-01-24 |
Sperry Rand Corporation |
Parallel requestor priority determination and requestor address matching in a cache memory system
|
|
US4084234A
(en)
*
|
1977-02-17 |
1978-04-11 |
Honeywell Information Systems Inc. |
Cache write capacity
|
|
US4084236A
(en)
*
|
1977-02-18 |
1978-04-11 |
Honeywell Information Systems Inc. |
Error detection and correction capability for a memory system
|
|
US4145737A
(en)
*
|
1977-04-19 |
1979-03-20 |
Semionics Associates |
Associative memory device with time shared comparators
|
|
US4144564A
(en)
*
|
1977-04-19 |
1979-03-13 |
Semionics Associates |
Associative memory
|
|
US4092713A
(en)
*
|
1977-06-13 |
1978-05-30 |
Sperry Rand Corporation |
Post-write address word correction in cache memory system
|
|
US4181935A
(en)
*
|
1977-09-02 |
1980-01-01 |
Burroughs Corporation |
Data processor with improved microprogramming
|
|
US4357656A
(en)
*
|
1977-12-09 |
1982-11-02 |
Digital Equipment Corporation |
Method and apparatus for disabling and diagnosing cache memory storage locations
|
|
US4195343A
(en)
*
|
1977-12-22 |
1980-03-25 |
Honeywell Information Systems Inc. |
Round robin replacement for a cache store
|
|
US4167782A
(en)
*
|
1977-12-22 |
1979-09-11 |
Honeywell Information Systems Inc. |
Continuous updating of cache store
|
|
US4190885A
(en)
*
|
1977-12-22 |
1980-02-26 |
Honeywell Information Systems Inc. |
Out of store indicator for a cache store in test mode
|
|
US4314353A
(en)
*
|
1978-03-09 |
1982-02-02 |
Motorola Inc. |
On chip ram interconnect to MPU bus
|
|
US4189770A
(en)
*
|
1978-03-16 |
1980-02-19 |
International Business Machines Corporation |
Cache bypass control for operand fetches
|
|
US4189768A
(en)
*
|
1978-03-16 |
1980-02-19 |
International Business Machines Corporation |
Operand fetch control improvement
|
|
US4189772A
(en)
*
|
1978-03-16 |
1980-02-19 |
International Business Machines Corporation |
Operand alignment controls for VFL instructions
|
|
CA1123964A
(en)
*
|
1978-10-26 |
1982-05-18 |
Anthony J. Capozzi |
Integrated multilevel storage hierarchy for a data processing system
|
|
US4323968A
(en)
*
|
1978-10-26 |
1982-04-06 |
International Business Machines Corporation |
Multilevel storage system having unitary control of data transfers
|
|
US4225922A
(en)
*
|
1978-12-11 |
1980-09-30 |
Honeywell Information Systems Inc. |
Command queue apparatus included within a cache unit for facilitating command sequencing
|
|
DE3071216D1
(en)
*
|
1979-01-09 |
1985-12-12 |
Sullivan Computer |
Shared memory computer apparatus
|
|
US4484262A
(en)
*
|
1979-01-09 |
1984-11-20 |
Sullivan Herbert W |
Shared memory computer method and apparatus
|
|
US4707781A
(en)
*
|
1979-01-09 |
1987-11-17 |
Chopp Computer Corp. |
Shared memory computer method and apparatus
|
|
US4282572A
(en)
*
|
1979-01-15 |
1981-08-04 |
Ncr Corporation |
Multiprocessor memory access system
|
|
US4298929A
(en)
*
|
1979-01-26 |
1981-11-03 |
International Business Machines Corporation |
Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability
|
|
JPS5927935B2
(ja)
*
|
1980-02-29 |
1984-07-09 |
株式会社日立製作所 |
情報処理装置
|
|
US4370710A
(en)
*
|
1980-08-26 |
1983-01-25 |
Control Data Corporation |
Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses
|
|
US4811203A
(en)
*
|
1982-03-03 |
1989-03-07 |
Unisys Corporation |
Hierarchial memory system with separate criteria for replacement and writeback without replacement
|
|
US4887235A
(en)
*
|
1982-12-17 |
1989-12-12 |
Symbolics, Inc. |
Symbolic language data processing system
|
|
US4942518A
(en)
*
|
1984-06-20 |
1990-07-17 |
Convex Computer Corporation |
Cache store bypass for computer
|
|
US4646233A
(en)
*
|
1984-06-20 |
1987-02-24 |
Weatherford James R |
Physical cache unit for computer
|
|
US4654778A
(en)
*
|
1984-06-27 |
1987-03-31 |
International Business Machines Corporation |
Direct parallel path for storage accesses unloading common system path
|
|
US4710868A
(en)
*
|
1984-06-29 |
1987-12-01 |
International Business Machines Corporation |
Interconnect scheme for shared memory local networks
|
|
US4729093A
(en)
*
|
1984-09-26 |
1988-03-01 |
Motorola, Inc. |
Microcomputer which prioritizes instruction prefetch requests and data operand requests
|
|
US4637024A
(en)
*
|
1984-11-02 |
1987-01-13 |
International Business Machines Corporation |
Redundant page identification for a catalogued memory
|
|
EP0189944B1
(en)
*
|
1985-02-01 |
1993-05-12 |
Nec Corporation |
Cache memory circuit capable of processing a read request during transfer of a data block
|
|
US4899275A
(en)
*
|
1985-02-22 |
1990-02-06 |
Intergraph Corporation |
Cache-MMU system
|
|
US4860192A
(en)
*
|
1985-02-22 |
1989-08-22 |
Intergraph Corporation |
Quadword boundary cache system
|
|
US4933835A
(en)
*
|
1985-02-22 |
1990-06-12 |
Intergraph Corporation |
Apparatus for maintaining consistency of a cache memory with a primary memory
|
|
US4884197A
(en)
*
|
1985-02-22 |
1989-11-28 |
Intergraph Corporation |
Method and apparatus for addressing a cache memory
|
|
US5255384A
(en)
*
|
1985-02-22 |
1993-10-19 |
Intergraph Corporation |
Memory address translation system having modifiable and non-modifiable translation mechanisms
|
|
US5241638A
(en)
*
|
1985-08-12 |
1993-08-31 |
Ceridian Corporation |
Dual cache memory
|
|
US4755936A
(en)
*
|
1986-01-29 |
1988-07-05 |
Digital Equipment Corporation |
Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles
|
|
US5109521A
(en)
*
|
1986-09-08 |
1992-04-28 |
Compaq Computer Corporation |
System for relocating dynamic memory address space having received microprocessor program steps from non-volatile memory to address space of non-volatile memory
|
|
US5091846A
(en)
*
|
1986-10-03 |
1992-02-25 |
Intergraph Corporation |
Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
|
|
US4933837A
(en)
*
|
1986-12-01 |
1990-06-12 |
Advanced Micro Devices, Inc. |
Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories
|
|
US5032985A
(en)
*
|
1988-07-21 |
1991-07-16 |
International Business Machines Corporation |
Multiprocessor system with memory fetch buffer invoked during cross-interrogation
|
|
US5202972A
(en)
*
|
1988-12-29 |
1993-04-13 |
International Business Machines Corporation |
Store buffer apparatus in a multiprocessor system
|
|
JP2830218B2
(ja)
*
|
1989-11-22 |
1998-12-02 |
株式会社日立製作所 |
キャッシュ付ディスク制御装置の障害処理方法
|
|
JPH04233642A
(ja)
*
|
1990-07-27 |
1992-08-21 |
Dell Usa Corp |
キャッシュアクセスと並列的にメモリアクセスを行なうプロセッサ及びそれに用いられる方法
|
|
US5813030A
(en)
*
|
1991-12-31 |
1998-09-22 |
Compaq Computer Corp. |
Cache memory system with simultaneous access of cache and main memories
|
|
EP0795820B1
(en)
*
|
1993-01-21 |
2000-03-01 |
Advanced Micro Devices Inc. |
Combined prefetch buffer and instructions cache memory system and method for providing instructions to a central processing unit utilizing said system.
|
|
US6226722B1
(en)
*
|
1994-05-19 |
2001-05-01 |
International Business Machines Corporation |
Integrated level two cache and controller with multiple ports, L1 bypass and concurrent accessing
|
|
US6256694B1
(en)
*
|
1994-06-30 |
2001-07-03 |
Compaq Computer Corporation |
Distributed early arbitration
|
|
JPH08314794A
(ja)
*
|
1995-02-28 |
1996-11-29 |
Matsushita Electric Ind Co Ltd |
安定記憶装置へのアクセス待ち時間を短縮するための方法およびシステム
|
|
US5761708A
(en)
*
|
1996-05-31 |
1998-06-02 |
Sun Microsystems, Inc. |
Apparatus and method to speculatively initiate primary memory accesses
|
|
JP3620181B2
(ja)
*
|
1996-12-05 |
2005-02-16 |
富士通株式会社 |
半導体装置及びリードアクセス方法
|
|
JPH1165969A
(ja)
*
|
1997-08-19 |
1999-03-09 |
Toshiba Corp |
サーバ装置および通信接続方法並びに通信の接続を行うプログラムを記録した記録媒体
|
|
US6625707B2
(en)
*
|
2001-06-25 |
2003-09-23 |
Intel Corporation |
Speculative memory command preparation for low latency
|
|
US7256991B2
(en)
|
2002-10-22 |
2007-08-14 |
Sullivan Jason A |
Non-peripherals processing control module having improved heat dissipating properties
|
|
AU2003290533B2
(en)
|
2002-10-22 |
2009-04-09 |
Jason Sullivan |
Systems and methods for providing a dynamically modular processing unit
|
|
US20140250267A1
(en)
*
|
2002-10-22 |
2014-09-04 |
Jason A. Sullivan |
Systems and methods for providing dynamic hybrid storage
|
|
BR0315624A
(pt)
|
2002-10-22 |
2005-08-23 |
Jason A Sullivan |
Sistema de processamento em computador personalizável robusto
|
|
US7133969B2
(en)
*
|
2003-10-01 |
2006-11-07 |
Advanced Micro Devices, Inc. |
System and method for handling exceptional instructions in a trace cache based processor
|
|
US7555633B1
(en)
|
2003-11-03 |
2009-06-30 |
Advanced Micro Devices, Inc. |
Instruction cache prefetch based on trace cache eviction
|
|
US8069336B2
(en)
*
|
2003-12-03 |
2011-11-29 |
Globalfoundries Inc. |
Transitioning from instruction cache to trace cache on label boundaries
|
|
US7213126B1
(en)
|
2004-01-12 |
2007-05-01 |
Advanced Micro Devices, Inc. |
Method and processor including logic for storing traces within a trace cache
|
|
US7197630B1
(en)
|
2004-04-12 |
2007-03-27 |
Advanced Micro Devices, Inc. |
Method and system for changing the executable status of an operation following a branch misprediction without refetching the operation
|
|
US7365007B2
(en)
*
|
2004-06-30 |
2008-04-29 |
Intel Corporation |
Interconnects with direct metalization and conductive polymer
|
|
US8935574B2
(en)
|
2011-12-16 |
2015-01-13 |
Advanced Micro Devices, Inc. |
Correlating traces in a computing system
|
|
US8832500B2
(en)
|
2012-08-10 |
2014-09-09 |
Advanced Micro Devices, Inc. |
Multiple clock domain tracing
|
|
US8959398B2
(en)
|
2012-08-16 |
2015-02-17 |
Advanced Micro Devices, Inc. |
Multiple clock domain debug capability
|
