JPS4944670A - - Google Patents

Info

Publication number
JPS4944670A
JPS4944670A JP8729672A JP8729672A JPS4944670A JP S4944670 A JPS4944670 A JP S4944670A JP 8729672 A JP8729672 A JP 8729672A JP 8729672 A JP8729672 A JP 8729672A JP S4944670 A JPS4944670 A JP S4944670A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8729672A
Other languages
Japanese (ja)
Other versions
JPS5517487B2 (OSRAM
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8729672A priority Critical patent/JPS5517487B2/ja
Publication of JPS4944670A publication Critical patent/JPS4944670A/ja
Publication of JPS5517487B2 publication Critical patent/JPS5517487B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Wire Bonding (AREA)
JP8729672A 1972-08-30 1972-08-30 Expired JPS5517487B2 (OSRAM)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8729672A JPS5517487B2 (OSRAM) 1972-08-30 1972-08-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8729672A JPS5517487B2 (OSRAM) 1972-08-30 1972-08-30

Publications (2)

Publication Number Publication Date
JPS4944670A true JPS4944670A (OSRAM) 1974-04-26
JPS5517487B2 JPS5517487B2 (OSRAM) 1980-05-12

Family

ID=13910840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8729672A Expired JPS5517487B2 (OSRAM) 1972-08-30 1972-08-30

Country Status (1)

Country Link
JP (1) JPS5517487B2 (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06310560A (ja) * 1993-04-23 1994-11-04 Toko Inc 半導体装置及びその製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06310560A (ja) * 1993-04-23 1994-11-04 Toko Inc 半導体装置及びその製造方法

Also Published As

Publication number Publication date
JPS5517487B2 (OSRAM) 1980-05-12

Similar Documents

Publication Publication Date Title
CH585673A5 (OSRAM)
CH584011A5 (OSRAM)
BG17876A1 (OSRAM)
BG18263A1 (OSRAM)
BG18391A1 (OSRAM)
BG18489A1 (OSRAM)
CH1444873A4 (OSRAM)
CH1851272A4 (OSRAM)
CH246973A4 (OSRAM)
CH559080A5 (OSRAM)
CH561336A5 (OSRAM)
CH562509A5 (OSRAM)
CH562554A5 (OSRAM)
CH562577A5 (OSRAM)
CH562588A5 (OSRAM)
CH562667A5 (OSRAM)
CH562927A5 (OSRAM)
CH562940A5 (OSRAM)
CH563726A5 (OSRAM)
CH565091A5 (OSRAM)
CH569946A5 (OSRAM)
CH570569A5 (OSRAM)
CH574217A5 (OSRAM)
CH574238A5 (OSRAM)
CH574446A5 (OSRAM)