JPS4939932A - - Google Patents

Info

Publication number
JPS4939932A
JPS4939932A JP8548272A JP8548272A JPS4939932A JP S4939932 A JPS4939932 A JP S4939932A JP 8548272 A JP8548272 A JP 8548272A JP 8548272 A JP8548272 A JP 8548272A JP S4939932 A JPS4939932 A JP S4939932A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8548272A
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8548272A priority Critical patent/JPS4939932A/ja
Publication of JPS4939932A publication Critical patent/JPS4939932A/ja
Pending legal-status Critical Current

Links

Landscapes

  • Bridges Or Land Bridges (AREA)
JP8548272A 1972-08-26 1972-08-26 Pending JPS4939932A (it)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8548272A JPS4939932A (it) 1972-08-26 1972-08-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8548272A JPS4939932A (it) 1972-08-26 1972-08-26

Publications (1)

Publication Number Publication Date
JPS4939932A true JPS4939932A (it) 1974-04-15

Family

ID=13860117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8548272A Pending JPS4939932A (it) 1972-08-26 1972-08-26

Country Status (1)

Country Link
JP (1) JPS4939932A (it)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51125253U (it) * 1975-04-01 1976-10-09
JPS51127374A (en) * 1975-04-28 1976-11-06 Sanwa Denki Seisakusho Kk Method of connecting conductors at opposite surfaces of printed wiring substrate
JPS5281564A (en) * 1975-12-24 1977-07-08 Ibm Method of forming pattern on substrate surface
JPS556832A (en) * 1978-06-29 1980-01-18 Nippon Mektron Kk Method of manufacturing flexible circuit substrate
JPS5578588A (en) * 1978-12-08 1980-06-13 Fujitsu Ltd Printing jig plate
JPS6048170A (ja) * 1983-08-25 1985-03-15 Hida Seisakusho:Kk 樹脂及び塗膜への装飾着色法
JPH03117902A (ja) * 1989-09-30 1991-05-20 Taiyo Yuden Co Ltd 電子部品の導電ペースト塗布方法及びその装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51125253U (it) * 1975-04-01 1976-10-09
JPS51127374A (en) * 1975-04-28 1976-11-06 Sanwa Denki Seisakusho Kk Method of connecting conductors at opposite surfaces of printed wiring substrate
JPS5281564A (en) * 1975-12-24 1977-07-08 Ibm Method of forming pattern on substrate surface
JPS556832A (en) * 1978-06-29 1980-01-18 Nippon Mektron Kk Method of manufacturing flexible circuit substrate
JPS5578588A (en) * 1978-12-08 1980-06-13 Fujitsu Ltd Printing jig plate
JPS6048170A (ja) * 1983-08-25 1985-03-15 Hida Seisakusho:Kk 樹脂及び塗膜への装飾着色法
JPH0341223B2 (it) * 1983-08-25 1991-06-21
JPH03117902A (ja) * 1989-09-30 1991-05-20 Taiyo Yuden Co Ltd 電子部品の導電ペースト塗布方法及びその装置

Similar Documents

Publication Publication Date Title
FR2185898B1 (it)
CS152733B1 (it)
CS155444B1 (it)
CS151834B1 (it)
CH557907A (it)
BG18292A1 (it)
BG18024A1 (it)
CH1486873A4 (it)
CH1809873A4 (it)
CH315973A4 (it)
CH561453A5 (it)
CH561786A5 (it)
CH564321A5 (it)
CH564392A5 (it)
CH564448A5 (it)
CH566825A (it)
CH567798A5 (it)
CH569076A5 (it)
CH569167A5 (it)
CH570176A5 (it)
CH570330A5 (it)
CH572410A5 (it)
CH572429A5 (it)
CH572737A5 (it)
CH573333A5 (it)