JPS4928850A - - Google Patents

Info

Publication number
JPS4928850A
JPS4928850A JP7061272A JP7061272A JPS4928850A JP S4928850 A JPS4928850 A JP S4928850A JP 7061272 A JP7061272 A JP 7061272A JP 7061272 A JP7061272 A JP 7061272A JP S4928850 A JPS4928850 A JP S4928850A
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7061272A
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7061272A priority Critical patent/JPS4928850A/ja
Publication of JPS4928850A publication Critical patent/JPS4928850A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Wire Bonding (AREA)
JP7061272A 1972-07-14 1972-07-14 Pending JPS4928850A (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7061272A JPS4928850A (enExample) 1972-07-14 1972-07-14

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7061272A JPS4928850A (enExample) 1972-07-14 1972-07-14

Publications (1)

Publication Number Publication Date
JPS4928850A true JPS4928850A (enExample) 1974-03-14

Family

ID=13436578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7061272A Pending JPS4928850A (enExample) 1972-07-14 1972-07-14

Country Status (1)

Country Link
JP (1) JPS4928850A (enExample)

Similar Documents

Publication Publication Date Title
CS165318B2 (enExample)
AU448369B2 (enExample)
AU457765B2 (enExample)
CS167658B1 (enExample)
CS157297B1 (enExample)
CS160475B1 (enExample)
CS164469B1 (enExample)
CS158020B1 (enExample)
BR7310191D0 (enExample)
CS164477B1 (enExample)
CS150469B1 (enExample)
CS161397B1 (enExample)
CS165291B1 (enExample)
AU7471774A (enExample)
CS159480B1 (enExample)
CS165085B1 (enExample)
CS157980B1 (enExample)
CS157304B1 (enExample)
CS165838B1 (enExample)
CS154804B1 (enExample)
CS153293B1 (enExample)
CS152729B1 (enExample)
CS151840B1 (enExample)
CH564614A5 (enExample)
CH573778A5 (enExample)