JPH11140638A - Sputtering device and collimator - Google Patents

Sputtering device and collimator

Info

Publication number
JPH11140638A
JPH11140638A JP30623697A JP30623697A JPH11140638A JP H11140638 A JPH11140638 A JP H11140638A JP 30623697 A JP30623697 A JP 30623697A JP 30623697 A JP30623697 A JP 30623697A JP H11140638 A JPH11140638 A JP H11140638A
Authority
JP
Japan
Prior art keywords
collimator
opening
semiconductor substrate
film thickness
sputtering apparatus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30623697A
Other languages
Japanese (ja)
Inventor
Minoru Higuchi
実 樋口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP30623697A priority Critical patent/JPH11140638A/en
Publication of JPH11140638A publication Critical patent/JPH11140638A/en
Pending legal-status Critical Current

Links

Landscapes

  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Physical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent the reduction in film thickness at the bottoms of deep holes on a semiconductor substrate without causing a varied film thickness distribution in the thickness of the film deposited on the substrate by distributing the opening diameters of the plural apertures formed on a collimator so as to extend toward the end from the central part of this collimator and maintaining the specified ratio of the opening diameters and opening depths. SOLUTION: The plural apertures are formed on the collimator 11 and the opening diameters thereof are smaller in the central part of the collimator 11 and large in the peripheral parts thereof. The ratios of the depths of the apertures to the opening diameters in the central part and peripheral part of the collimator 11 are both constant and are specified to 1 to 2. When sputtering is executed by installing such collimator 11, the deposition rate may be made uniform over the entire surface of the semiconductor substrate and the film thickness of the sputter particles deposited on the substrate are made uniform. The sputter particles hardly adhere to the flanks of the microholes formed on the semiconductor substrate and deposited uniformly on the bases, thereby making it possible to obtain the uniform film thickness.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はコリメーターを有す
るスパッタ装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a sputtering apparatus having a collimator.

【0002】[0002]

【従来の技術】半導体集積回路装置が高集積化するにつ
れて、パターンの微細化が進んでいる。そのため、例え
ば、半導体装置の製造工程の中で、半導体基板上に形成
された直径0.4μm、深さ1.2μm程度の穴の底の
部分を含む半導体基板表面にスパッタを行う工程があ
る。このスパッタのときに、前記穴の底の膜厚が薄くな
らないように、ターゲットと半導体基板の間にコリメー
ターを配設し、ターゲットから飛散するスパッタ粒子の
うち斜め方向に飛散するスパッタ粒子を排除し、垂直方
向に飛散するスパッタ粒子のみを半導体基板に到達させ
るスパッタ装置が用いられる。
2. Description of the Related Art As semiconductor integrated circuit devices become more highly integrated, patterns become finer. Therefore, for example, in a manufacturing process of a semiconductor device, there is a step of performing sputtering on a surface of a semiconductor substrate including a bottom portion of a hole having a diameter of 0.4 μm and a depth of about 1.2 μm formed on the semiconductor substrate. At the time of this sputtering, a collimator is arranged between the target and the semiconductor substrate so that the film thickness at the bottom of the hole does not become thin, and sputter particles that scatter obliquely among sputter particles scattered from the target are eliminated. In addition, a sputtering device that allows only sputtered particles scattered in the vertical direction to reach the semiconductor substrate is used.

【0003】このようなコリメーターを配設したスパッ
タ装置は、例えば、特開平1−116070号公報に開
示されている。このコリメーターを配設したスパッタ装
置を図6〜8を用いて説明する。すなわち、図6におい
て、真空ポンプ103により真空となる真空処理室10
1内に、半導体基板107とターゲット105を配設
し、さらにその間に図7に示すような多数の開口部を有
するコリメーター111を配設する。このコリメーター
111の断面図を図8に示す。図8に示したように、コ
リメーター111の開口径x’1と開口部深さy’1の
比は、通常1:1程度であり、開口径と開口部深さとも
にすべての開口部に対して同じ長さである。スパッタ
時、ターゲット105からさまざまな方向に飛散するス
パッタ粒子109のうち、斜め方向に飛散するスパッタ
粒子はコリメーター111の開口部の内壁に付着し半導
体基板107に到達することはない。一方、垂直方向に
飛散するスパッタ粒子はコリメーター111の開口部を
通過して半導体基板107に到達する。このようにコリ
メーター111を配設することにより、半導体基板10
7は垂直方向に飛散するスパッタ粒子のみによって成膜
されるため、前記穴の底の膜厚が薄くならない。
[0003] A sputtering apparatus provided with such a collimator is disclosed, for example, in Japanese Patent Laid-Open Publication No. 1-116070. A sputtering apparatus provided with the collimator will be described with reference to FIGS. That is, in FIG. 6, the vacuum processing chamber 10 in which the vacuum is
In FIG. 1, a semiconductor substrate 107 and a target 105 are provided, and a collimator 111 having a large number of openings as shown in FIG. FIG. 8 is a cross-sectional view of the collimator 111. As shown in FIG. 8, the ratio of the opening diameter x′1 to the opening depth y′1 of the collimator 111 is usually about 1: 1. The same length. During sputtering, of the sputtered particles 109 scattered in various directions from the target 105, the sputtered particles scattered obliquely adhere to the inner wall of the opening of the collimator 111 and do not reach the semiconductor substrate 107. On the other hand, the sputtered particles scattered in the vertical direction reach the semiconductor substrate 107 through the opening of the collimator 111. By disposing the collimator 111 in this manner, the semiconductor substrate 10
Since the film 7 is formed only by sputtered particles scattered in the vertical direction, the film thickness at the bottom of the hole does not become thin.

【0004】ターゲットから発生するスパッタ粒子の堆
積速度は半導体基板表面のいずれの位置においても均一
であることが望ましい。しかしながら前述のスパッタ装
置では、ターゲットと基板表面との距離およびターゲッ
ト上のスパッタ粒子の飛び出し位置と基板の形成する角
度により堆積速度に分布が生じ、そのため膜厚が均等に
なり得ないという問題が生じた。スパッタ時には、半導
体基板の中央の付着量が最も多く、半導体基板の端部に
向かうほど付着量が減少していく傾向がみられる。この
ため一般的には、ターゲットの有効面積の約1/3程度
の領域しか使用できなかった。
It is desirable that the deposition rate of sputtered particles generated from the target is uniform at any position on the surface of the semiconductor substrate. However, in the above-described sputtering apparatus, there is a problem in that the deposition rate is distributed depending on the distance between the target and the substrate surface, the position where the sputtered particles are projected on the target, and the angle formed by the substrate, and thus the film thickness cannot be uniform. Was. At the time of sputtering, the amount of adhesion at the center of the semiconductor substrate is the largest, and the amount of adhesion tends to decrease toward the edge of the semiconductor substrate. For this reason, generally, only about one third of the effective area of the target can be used.

【0005】このスパッタ装置の膜厚分布を改善する方
法が、例えば、特開平3−232965号公報に開示さ
れている、この膜厚分布を改善したスパッタ装置を図
9、10を用いて説明する。すなわち、図9において、
ターゲット204の表面と平行になるように設けた回転
テーブル208上にターゲット204の平面に対向する
ように複数の基板206を載置し、回転軸213により
回転テーブル208を回転しながらスパッタにより基板
206上に成膜を行う。このとき、ターゲット204と
基板206の間の空間に遮蔽板209を回転テーブル2
08と同心に設ける。遮蔽板209には、図10に示す
ように、ターゲット204の中心と同一位置を中心とす
る円孔211を設け、円孔211の両端に、円孔211
の中心と回転テーブル208間の距離を半径とし回転テ
ーブル208を中心とする円弧上の任意の点を頂点とす
る一対のシャッタ210を、回転テーブル208の中心
と円孔211の中心を結ぶ軸に対し対称な位置に配置し
スリットを形成する。このシャッタ210により、基板
206に到達するスパッタ粒子を遮蔽することで、堆積
する膜厚分布を均一にできるとしている。
A method for improving the film thickness distribution of this sputtering apparatus is disclosed in, for example, Japanese Patent Application Laid-Open No. 3-232965, and a sputtering apparatus with this improved film thickness distribution will be described with reference to FIGS. . That is, in FIG.
A plurality of substrates 206 are placed on a rotary table 208 provided so as to be parallel to the surface of the target 204 so as to oppose the plane of the target 204, and the substrate 206 is sputtered while rotating the rotary table 208 by a rotation shaft 213. A film is formed thereon. At this time, the shielding plate 209 is placed in the space between the target 204 and the substrate 206 with the turntable 2.
08 and concentrically. As shown in FIG. 10, a circular hole 211 having the same position as the center of the target 204 is provided in the shielding plate 209, and circular holes 211 are provided at both ends of the circular hole 211.
A pair of shutters 210 whose vertices are an arbitrary point on an arc centered on the rotary table 208 with the radius between the center of the rotary table 208 and the center of the rotary table 208 as an axis connecting the center of the rotary table 208 and the center of the circular hole 211 The slits are formed at symmetrical positions. It is stated that the shutter 210 blocks sputtered particles reaching the substrate 206, so that the distribution of deposited film thickness can be made uniform.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、前記穴
の底の部分を含む半導体基板表面にスパッタを行うため
に、前記膜厚分布を改善したスパッタ装置を用いること
は困難である。その理由は前記膜厚分布を改善したスパ
ッタ装置にコリメーターを配設したとしても、スパッタ
を行っているときに半導体基板が動いているために、相
対的に、スパッタ粒子は半導体基板表面に対して垂直に
飛んでこないことになり、前記穴の底にスパッタ粒子が
到達できず、前記穴の底の膜厚が薄くなってしまうため
である。さらに、半導体集積回路装置の製造に用いられ
る半導体基板の大きさは、製造コストの削減を目的とし
て、ますます大口径化しているために、前記膜厚分布を
改善したスパッタ装置に示されているような回転テーブ
ルを用いることは装置が非常に大型になり問題である。
However, in order to perform sputtering on the surface of the semiconductor substrate including the bottom of the hole, it is difficult to use a sputtering apparatus having the improved film thickness distribution. The reason is that even if a collimator is provided in the sputtering apparatus in which the film thickness distribution is improved, the sputtered particles relatively move with respect to the semiconductor substrate surface because the semiconductor substrate is moving during sputtering. This is because the particles do not fly vertically and the sputtered particles cannot reach the bottom of the hole, and the film thickness at the bottom of the hole becomes thin. Furthermore, the size of a semiconductor substrate used for manufacturing a semiconductor integrated circuit device has been shown in a sputtering device having an improved film thickness distribution because the diameter of the semiconductor substrate is becoming larger and larger in order to reduce manufacturing costs. The use of such a rotary table is problematic because the apparatus becomes very large.

【0007】本発明は、基板上に堆積するスパッタ粒子
の膜厚に、問題となる膜厚分布を生じさせることなく、
また、深い穴の底のスパッタ粒子の膜厚が薄くなること
なく、スパッタを行うことができるスパッタ装置を提供
することを目的とする。
According to the present invention, the thickness of sputtered particles deposited on a substrate does not have a problematic thickness distribution.
It is another object of the present invention to provide a sputtering apparatus capable of performing sputtering without reducing the thickness of sputtered particles at the bottom of a deep hole.

【0008】[0008]

【課題を解決するための手段】前記課題を解決するた
め、本出願の第1の発明は、ターゲット材と半導体基板
との間に配設されたコリメーターを有するスパッタ装置
であって、前記コリメーターに複数形成された開口部の
開口径が、前記コリメータの中央部から端部に向かって
伸長する分布を有し、前記コリメーターの開口部の開口
径と開口部深さの比が一定であるスパッタ装置であるこ
とを特徴とする。また本出願第2の発明は前記第1の発
明に加え、コリメーターの開口部の開口径1に対して開
口部深さの比が1以上2以下であるスパッタ装置である
ことを特徴とする。また本出願第3の発明は、スパッタ
装置内でターゲット材と半導体基板との間に配設された
コリメーターであって、複数形成された開口部の開口径
が、中央部から端部に向かって伸長する分布を有し、開
口部の開口径と開口部深さの比が一定であるコリメータ
ーであることを特徴とする。また本出願第4の発明は、
前記第3の発明に加え、コリメーターの開口部の開口径
1に対して開口部深さの比が1以上2以下であるコリメ
ーターであることを特徴とする。
According to a first aspect of the present invention, there is provided a sputtering apparatus having a collimator disposed between a target material and a semiconductor substrate. The diameter of the plurality of openings formed in the meter has a distribution that extends from the center to the end of the collimator, and the ratio of the opening diameter and the opening depth of the opening of the collimator is constant. It is characterized in that it is a certain sputtering apparatus. The second invention of the present application is the sputtering apparatus according to the first invention, wherein a ratio of an opening depth of the opening of the collimator to an opening diameter of 1 is 1 or more and 2 or less. . Further, the third invention of the present application is a collimator provided between a target material and a semiconductor substrate in a sputtering apparatus, wherein the diameter of the plurality of formed openings increases from the center to the end. The collimator is characterized by having a distribution that elongates the opening and has a constant ratio between the opening diameter and the opening depth of the opening. Further, the fourth invention of the present application is:
In addition to the third aspect, the collimator is characterized in that the ratio of the opening depth to the opening diameter of the opening of the collimator is 1 or more and 2 or less.

【0009】[0009]

【発明の実施の形態】本発明の一実施の形態であるスパ
ッタ装置を図1〜3を用いて説明する。図1において、
真空ポンプ3により真空となる真空処理室1内に、半導
体基板7とターゲット5を配設し、その間にコリメータ
ー11を配設する。ターゲット5から飛散するスパッタ
粒子9のうち、コリメーター11を通過したものが半導
体基板7に堆積する。コリメーター11の平面図を図2
に、断面図を図3に示す。図2からわかるように、コリ
メーター11には、複数の開口部が形成されており、そ
の開口径はコリメータ−11の中央部では小さく、周辺
部では大きくなっている。図3に示したように、コリメ
ーター11の中央部の開口径x1と開口部深さy1の比
と周辺部の開口径x2と開口部深さy2の比はともに
1:1である。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A sputtering apparatus according to an embodiment of the present invention will be described with reference to FIGS. In FIG.
A semiconductor substrate 7 and a target 5 are provided in a vacuum processing chamber 1 in which a vacuum is created by a vacuum pump 3, and a collimator 11 is provided therebetween. Of the sputtered particles 9 scattered from the target 5, those that have passed through the collimator 11 are deposited on the semiconductor substrate 7. FIG. 2 is a plan view of the collimator 11.
FIG. 3 shows a cross-sectional view. As can be seen from FIG. 2, a plurality of openings are formed in the collimator 11, and the opening diameter is small at the center of the collimator 11 and large at the periphery. As shown in FIG. 3, the ratio between the opening diameter x1 and the opening depth y1 at the center of the collimator 11 and the ratio between the opening diameter x2 and the opening depth y2 at the peripheral portion are both 1: 1.

【0010】本発明の一実施の形態であるスパッタ装置
のコリメーター11を取り外して、スパッタを行った場
合、ターゲット5と半導体基板7表面との距離及びター
ゲット5上のスパッタ粒子9の飛び出し位置と半導体基
板7の形成する角度により、膜厚に分布が生じる。この
半導体基板7に堆積するスパッタ粒子9の膜厚は、図5
に示すように、半導体基板7の中央部で厚く、周辺部で
薄くなる。しかし、本発明の一実施の形態であるスパッ
タ装置のコリメーター11を設置して、スパッタを行っ
た場合、コリメーター11の中央部の開口径が小さく周
辺部で大きくなっているため、堆積レートを半導体基板
全面で均一にすることが可能となる。このため、半導体
基板7に堆積するスパッタ粒子9の膜厚は、図4に示す
ように、半導体基板7上で均一となる。
When the sputtering is performed by removing the collimator 11 of the sputtering apparatus according to one embodiment of the present invention, the distance between the target 5 and the surface of the semiconductor substrate 7 and the position of the sputtered particles 9 on the target 5 are determined. Depending on the angle formed by the semiconductor substrate 7, a distribution occurs in the film thickness. The thickness of the sputtered particles 9 deposited on the semiconductor substrate 7 is as shown in FIG.
As shown in the figure, the thickness is thicker at the center of the semiconductor substrate 7 and thinner at the periphery. However, when the collimator 11 of the sputtering apparatus according to one embodiment of the present invention is installed and sputtering is performed, the opening diameter at the center of the collimator 11 is small and the diameter at the periphery is large. Can be made uniform over the entire surface of the semiconductor substrate. Therefore, the film thickness of the sputtered particles 9 deposited on the semiconductor substrate 7 becomes uniform on the semiconductor substrate 7 as shown in FIG.

【0011】また、開口径x1と開口部深さy1及びx
2とy2の開口比が、1より小さい場合には、ターゲッ
ト5のスパッタ粒子9飛びだし位置と半導体基板7の形
成する角度の仰角45度以上の飛翔角度のものがスパッ
タされる。従って、スパッタ粒子9は、半導体基板7上
に形成された微細な穴の側面に堆積しやすく底部に入り
込み難くなる。このため、均一な膜厚が得られない。ま
た、開口径と開口部の深さの開口比が2を超えると、コ
リメータ11に付着するスパッタ粒子の割合が多くな
り、スパッタ粒子9の半導体基板7への堆積速度が遅く
なり、スループットが悪くなる。またターゲットの消費
が多くなったり、パーティクルの発生が多くなりコリメ
ーターの洗浄、交換時期が頻繁になるという問題が生じ
る。本出願の第2の発明は、開口径と開口部深さの開口
比が1以上2以下の範囲であり、仰角63.5度まで制
限されるために、半導体基板7上に形成された微細な穴
の側面に付き難くなり、底面に均一に堆積可能となる。
従って、均一な膜厚が得られる。以上のように本発明の
一実施の形態であるスパッタ装置では、堆積するスパッ
タ粒子9の膜厚を均一にできるだけではなく、コリメー
ター11の開口径と開口部深さの比が一定であるため
に、半導体基板7の表面の深い穴の底に堆積するスパッ
タ粒子の膜厚が薄くなることなく、スパッタを行うこと
ができる。
The opening diameter x1 and the opening depths y1 and x1
When the aperture ratio between 2 and y2 is smaller than 1, the target 5 has a flying angle of 45 degrees or more, which is the elevation angle of the sputtered particle 9 projection position and the angle formed by the semiconductor substrate 7 is sputtered. Therefore, the sputtered particles 9 are easily deposited on the side surfaces of the fine holes formed on the semiconductor substrate 7 and hardly enter the bottom. Therefore, a uniform film thickness cannot be obtained. On the other hand, if the opening ratio of the opening diameter to the opening depth exceeds 2, the proportion of sputter particles adhering to the collimator 11 increases, the deposition rate of the sputter particles 9 on the semiconductor substrate 7 decreases, and the throughput deteriorates. Become. In addition, there is a problem in that the consumption of the target increases, the generation of particles increases, and the time for cleaning and replacing the collimator becomes frequent. According to the second invention of the present application, the opening ratio of the opening diameter to the opening depth is in the range of 1 or more and 2 or less and the elevation angle is limited to 63.5 degrees. It becomes difficult to adhere to the side surface of the hole, and it becomes possible to deposit uniformly on the bottom surface.
Therefore, a uniform film thickness can be obtained. As described above, in the sputtering apparatus according to one embodiment of the present invention, not only can the thickness of the sputtered particles 9 to be deposited be uniform, but also the ratio between the opening diameter of the collimator 11 and the opening depth is constant. In addition, sputtering can be performed without reducing the thickness of sputter particles deposited on the bottom of the deep hole in the surface of the semiconductor substrate 7.

【0012】[0012]

【実施例】本発明の実施例として、半導体基板7上に形
成された直径0.25μm、深2.0μmの穴の底部分
を含む半導体基板表面にスパッタを行う工程を実施し
た。本実施例においては、コリメータとして、開口径は
中央部で10.0mm、周辺部で12.5mmと、中央
部で小さく周辺部で大きくし、開口径と開口部の深さの
比は、中央部と周辺部共に1:1であるものを作成し
た。本発明のスパッタ装置のコリメーター11を取り外
して、スパッタを行った場合、半導体基板7に堆積する
スパッタ粒子9の膜厚は、図5に示すように、半導体基
板7の中央部で厚く、周辺部で薄くなった。しかし本発
明の実施例のコリメーター11を取り付けた場合、半導
体基板7に堆積するスパッタ粒子9の膜厚は、図4に示
すように均一となった。さらに半導体基板7上に形成さ
れた、穴の底部分に堆積するスパッタ粒子9の膜厚も、
半導体基板7表面に堆積した膜厚と均一であった。
EXAMPLE As an example of the present invention, a step of performing sputtering on the surface of a semiconductor substrate including a bottom portion of a hole having a diameter of 0.25 μm and a depth of 2.0 μm formed on the semiconductor substrate 7 was performed. In this embodiment, as the collimator, the opening diameter is 10.0 mm at the center and 12.5 mm at the periphery, which is small at the center and large at the periphery, and the ratio of the opening diameter to the depth of the opening is the center. A 1: 1 part and a peripheral part were prepared. When the sputtering is performed by removing the collimator 11 of the sputtering apparatus of the present invention, the film thickness of the sputtered particles 9 deposited on the semiconductor substrate 7 is thick at the center of the semiconductor substrate 7 as shown in FIG. It became thin in part. However, when the collimator 11 according to the embodiment of the present invention was attached, the film thickness of the sputtered particles 9 deposited on the semiconductor substrate 7 became uniform as shown in FIG. Furthermore, the film thickness of the sputtered particles 9 formed on the semiconductor substrate 7 and deposited on the bottom of the hole is also
The film thickness deposited on the surface of the semiconductor substrate 7 was uniform.

【0013】ここに示した実施例では、コリメーター1
1の開口部の開口径を中央部で小さく、周辺部で大きく
した分布の場合を示したが、コリメーター11の開口部
の開口径の分布は、スパッタ装置のコリメーター11を
取り外して、スパッタを行った場合半導体基板7に堆積
するスパッタ粒子9の膜厚が厚いところに対応するコリ
メーター11の開口部の開口径を小さく、堆積するスパ
ッタ粒子9の膜厚が薄いところに対応するコリメーター
11の開口部の開口径を大きくするという分布であれば
よい。
In the embodiment shown here, the collimator 1
1 shows a case where the opening diameter of the opening is smaller at the center and larger at the periphery, but the distribution of the opening diameter of the opening of the collimator 11 is obtained by removing the collimator 11 of the sputtering apparatus, Is performed, the opening diameter of the opening of the collimator 11 corresponding to the place where the thickness of the sputtered particles 9 deposited on the semiconductor substrate 7 is large is small, and the collimator corresponding to the place where the thickness of the deposited sputtered particles 9 is small. It is sufficient if the distribution is such that the opening diameter of the 11 opening portions is increased.

【0014】[0014]

【発明の効果】本発明のスパッタ装置を半導体装置の製
造に用いた場合、半導体基板表面の深い穴の底に堆積す
るスパッタ粒子の膜厚が薄くなることなく、半導体基板
表面に堆積するスパッタ粒子の膜厚を均一にすることが
できるため、従来のスパッタ装置を用いた場合に比べて
歩留まりを向上することができる。また、本発明のスパ
ッタ装置は従来のコリメーターを有するスパッタ装置か
らコリメーターの部分のみを取り替えるだけでよいため
に改造によるコストはほとんどかからない。
When the sputtering apparatus of the present invention is used for manufacturing a semiconductor device, the thickness of the sputtered particles deposited on the surface of the semiconductor substrate does not become thinner without the film thickness of the sputtered particles deposited on the bottom of the deep hole in the surface of the semiconductor substrate being reduced. Since the film thickness can be made uniform, the yield can be improved as compared with the case where a conventional sputtering apparatus is used. Further, the sputtering apparatus according to the present invention requires only replacement of the collimator part from the conventional sputtering apparatus having a collimator, and therefore little cost is required for remodeling.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明の一実施の形態であるスパッタ装置の
断面図である。
FIG. 1 is a sectional view of a sputtering apparatus according to an embodiment of the present invention.

【図2】 本発明の一実施の形態であるスパッタ装置の
コリメータの平面図である。
FIG. 2 is a plan view of a collimator of the sputtering apparatus according to one embodiment of the present invention.

【図3】 本発明の一実施の形態であるスパッタ装置の
コリメータを拡大した断面図である。
FIG. 3 is an enlarged sectional view of a collimator of a sputtering apparatus according to an embodiment of the present invention.

【図4】 本発明の一実施の形態における半導体基板表
面に堆積するスパッタ粒子の膜厚分布を示す図である。
FIG. 4 is a diagram showing a film thickness distribution of sputtered particles deposited on the surface of a semiconductor substrate in one embodiment of the present invention.

【図5】 本発明の一実施の形態におけるコリメータを
使用しなかった場合の半導体基板表面に堆積するスパッ
タ粒子の膜厚分布を示す図である。
FIG. 5 is a diagram showing a film thickness distribution of sputtered particles deposited on a semiconductor substrate surface when a collimator is not used according to an embodiment of the present invention.

【図6】 従来の実施例のスパッタ装置の断面図であ
る。
FIG. 6 is a cross-sectional view of a conventional sputtering apparatus.

【図7】 従来の実施例のスパッタ装置のコリメータの
平面図である。
FIG. 7 is a plan view of a collimator of a conventional sputtering apparatus.

【図8】 従来の実施例のスパッタ装置のコリメータを
拡大した断面図である。
FIG. 8 is an enlarged cross-sectional view of a collimator of a conventional sputtering apparatus.

【図9】 従来の実施例のスパッタ装置を示す図であ
る。
FIG. 9 is a view showing a sputtering apparatus according to a conventional example.

【図10】 従来の実施例のスパッタ装置を示す図であ
る。
FIG. 10 is a diagram showing a sputtering apparatus according to a conventional example.

【符号の説明】[Explanation of symbols]

1 真空処理室 3 真空ポンプ 5 ターゲット 7 半導体基板 9 スパッタ粒子 11 コリメーター 101 真空処理室 103 真空ポンプ 105 ターゲット 107 半導体基板 109 スパッタ粒子 111 コリメーター 204 ターゲット 206 基板 208 回転テーブル 209 遮蔽板 210 シャッタ 211 円孔 212 基板中心の回転軸跡 213 回転軸 DESCRIPTION OF SYMBOLS 1 Vacuum processing chamber 3 Vacuum pump 5 Target 7 Semiconductor substrate 9 Sputtered particles 11 Collimator 101 Vacuum processing chamber 103 Vacuum pump 105 Target 107 Semiconductor substrate 109 Sputtered particles 111 Collimator 204 Target 206 Substrate 208 Rotary table 209 Shielding plate 210 Shutter 211 circle Hole 212 Trace of rotation axis at center of substrate 213 Rotation axis

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 ターゲット材と半導体基板との間に配設
されたコリメーターを有するスパッタ装置であって、前
記コリメーターに複数形成された開口部の開口径が、前
記コリメータの中央部から端部に向かって伸長する分布
を有し、前記コリメーターの開口部の開口径と開口部深
さの比が一定であることを特徴とするスパッタ装置。
1. A sputtering apparatus having a collimator disposed between a target material and a semiconductor substrate, wherein a plurality of apertures formed in the collimator have an opening diameter from a center to an end of the collimator. A sputter device having a distribution extending toward a portion, wherein a ratio of an opening diameter of the opening of the collimator to an opening depth is constant.
【請求項2】 前記コリメーターの開口部の開口径1に
対して開口部深さの比が1以上2以下であることを特徴
とする請求項1に記載のスパッタ装置。
2. The sputtering apparatus according to claim 1, wherein the ratio of the opening depth to the opening diameter of the opening of the collimator is 1 or more and 2 or less.
【請求項3】 スパッタ装置内でターゲット材と半導体
基板との間に配設されたコリメーターであって、複数形
成された開口部の開口径が、中央部から端部に向かって
伸長する分布を有し、開口部の開口径と開口部深さの比
が一定であることを特徴とするコリメーター。
3. A collimator disposed between a target material and a semiconductor substrate in a sputtering apparatus, wherein a plurality of openings have a distribution in which opening diameters extend from a center to an end. Wherein the ratio of the diameter of the opening to the depth of the opening is constant.
【請求項4】 前記コリメーターの開口部の開口径1に
対して開口部深さの比が1以上2以下であることを特徴
とする請求項3に記載のコリメーター。
4. The collimator according to claim 3, wherein a ratio of an opening depth to an opening diameter of the opening of the collimator is 1 or more and 2 or less.
JP30623697A 1997-11-07 1997-11-07 Sputtering device and collimator Pending JPH11140638A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30623697A JPH11140638A (en) 1997-11-07 1997-11-07 Sputtering device and collimator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30623697A JPH11140638A (en) 1997-11-07 1997-11-07 Sputtering device and collimator

Publications (1)

Publication Number Publication Date
JPH11140638A true JPH11140638A (en) 1999-05-25

Family

ID=17954643

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30623697A Pending JPH11140638A (en) 1997-11-07 1997-11-07 Sputtering device and collimator

Country Status (1)

Country Link
JP (1) JPH11140638A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100487419B1 (en) * 2003-02-20 2005-05-04 엘지전자 주식회사 Vapor depositing device
WO2005101472A1 (en) * 2004-03-30 2005-10-27 Renesas Technology Corp. Method for manufacturing semiconductor integrated circuit device
KR100697663B1 (en) 2005-10-27 2007-03-20 세메스 주식회사 Apparatus for deposition organic compounds
JP2016063187A (en) * 2014-09-22 2016-04-25 ルネサスエレクトロニクス株式会社 Method of manufacturing semiconductor device, and sputtering device
KR20190109176A (en) * 2018-03-16 2019-09-25 삼성전자주식회사 collimator, manufacturing apparatus of semiconductor device and manufacturing method of semiconductor device
US20230060047A1 (en) * 2021-08-20 2023-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Pvd system and collimator

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100487419B1 (en) * 2003-02-20 2005-05-04 엘지전자 주식회사 Vapor depositing device
WO2005101472A1 (en) * 2004-03-30 2005-10-27 Renesas Technology Corp. Method for manufacturing semiconductor integrated circuit device
KR100697663B1 (en) 2005-10-27 2007-03-20 세메스 주식회사 Apparatus for deposition organic compounds
JP2016063187A (en) * 2014-09-22 2016-04-25 ルネサスエレクトロニクス株式会社 Method of manufacturing semiconductor device, and sputtering device
KR20190109176A (en) * 2018-03-16 2019-09-25 삼성전자주식회사 collimator, manufacturing apparatus of semiconductor device and manufacturing method of semiconductor device
US20230060047A1 (en) * 2021-08-20 2023-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Pvd system and collimator
US11952656B2 (en) * 2021-08-20 2024-04-09 Taiwan Semiconductor Manufacturing Company, Ltd. PVD system and collimator

Similar Documents

Publication Publication Date Title
US8308921B1 (en) Mask for increased uniformity in ion beam deposition
JP3979787B2 (en) Sputtering target, manufacturing method thereof, and coating method
KR101213888B1 (en) Sputtering apparatus, driving method thereof and method of manufacturing a panel using the same
US8741116B2 (en) Sputtering apparatus, method of operating the same, and method of manufacturing substrate using the same
KR19980032987A (en) Composite sputtering cathode and sputtering device using the cathode
US5346601A (en) Sputter coating collimator with integral reactive gas distribution
TWI780173B (en) Sputtering device
US6579420B2 (en) Apparatus and method for uniformly depositing thin films over substrates
JPH06136532A (en) Magnetron spattering method and device for uniformly spattering target with substance ion
JPH11140638A (en) Sputtering device and collimator
KR950000011B1 (en) Magnetron sputtering apparatus and thin film depositing method
JP6456010B1 (en) Sputtering equipment
JPH08213321A (en) Uniform film thickness deposition of sputtering material
CN108779548B (en) Film forming apparatus and platen ring
JP2005113267A (en) Sputter target having modified surface texture and method for manufacturing the same
US11211233B2 (en) Film formation apparatus
JPH08222517A (en) Collimator for semiconductor manufacturing apparatus
JP7128024B2 (en) Sputtering device and collimator
JP4855360B2 (en) Film forming apparatus and film forming method
JP3810452B2 (en) Magnetron sputter deposition system
TWI818038B (en) Sputtering apparatus
JP7193369B2 (en) Sputtering equipment
JPH0741943A (en) Sputtering device
JPH07316808A (en) Sputtering device
JP2015030902A (en) Sputtering apparatus and sputtering method