JPH11102902A - Semiconductor device thin film forming device and method - Google Patents

Semiconductor device thin film forming device and method

Info

Publication number
JPH11102902A
JPH11102902A JP9261732A JP26173297A JPH11102902A JP H11102902 A JPH11102902 A JP H11102902A JP 9261732 A JP9261732 A JP 9261732A JP 26173297 A JP26173297 A JP 26173297A JP H11102902 A JPH11102902 A JP H11102902A
Authority
JP
Japan
Prior art keywords
gas
reaction
thin film
semiconductor device
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9261732A
Other languages
Japanese (ja)
Other versions
JP3806753B2 (en
Inventor
Yoshito Yamamoto
義人 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Canon Marketing Japan Inc
Original Assignee
Canon Inc
Canon Marketing Japan Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc, Canon Marketing Japan Inc filed Critical Canon Inc
Priority to JP26173297A priority Critical patent/JP3806753B2/en
Publication of JPH11102902A publication Critical patent/JPH11102902A/en
Application granted granted Critical
Publication of JP3806753B2 publication Critical patent/JP3806753B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To prevent overetching from occurring at the boundaries of a laminated film by a method wherein reaction auxiliary gas is stopped from being fed before reaction gas is stopped from being fed above a spot where gases are mixed together. SOLUTION: A mixed gas inlet pipe 4 used for introducing a mixed gas of reaction gas and reaction auxiliary gas is connected to a shower head 3, and a reaction gas inlet pipe 5 for introducing reaction gas and a reaction auxiliary gas inlet pipe 6 for introducing reaction auxiliary gas are connected at a mixing part 11 located above the mixed gas inlet pipe 4. A shut-off valve 7 which is used only for stopping the reaction auxiliary gas 2 to 10 seconds, preferably 4 to 6 seconds, before the reaction gas is stopped by a valve 8 is provided in the inlet pipe 6. When a prescribed film forming time elapses after a silicon oxide film starts depositing on the surface of a substrate, the reaction auxiliary gas is stopped from being fed by the shut-off valve 7 a few seconds before the reaction gas stops.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はDRAM等の半導体
メモリーに代表される半導体デバイス用の薄膜を形成す
る為の薄膜形成装置及び薄膜形成方法の技術分野に属す
る。
The present invention belongs to the technical field of a thin film forming apparatus and a thin film forming method for forming a thin film for a semiconductor device represented by a semiconductor memory such as a DRAM.

【0002】[0002]

【従来の技術】DRAM等の半導体デバイスの製造工程
はトランジスタの形成工程とキャパシタの形成或いは多
層配線の形成工程を含んでいる。
2. Description of the Related Art A process for manufacturing a semiconductor device such as a DRAM includes a process for forming a transistor and a process for forming a capacitor or a multilayer wiring.

【0003】このうち、キャパシタや多層配線の形成に
際してはPSG(燐をドープした酸化シリコン膜)、B
SG(硼素をドープした酸化シリコン膜)、BPSG
(燐と硼素をドープした酸化シリコン膜)を一つの成膜装
置で一層形成したり、多数積層する工程がある。
Among these, when forming a capacitor or a multilayer wiring, PSG (phosphorus-doped silicon oxide film), B
SG (boron-doped silicon oxide film), BPSG
(Silicon oxide film doped with phosphorus and boron) may be formed in a single film-forming apparatus, or may be stacked in large numbers.

【0004】[0004]

【発明が解決しようとする課題】このような膜は、例え
ばキャパシタ形成の際のエッチングマスクとしても使用
されるため、ふっ酸(HF)による洗浄を行う。図7は
5つのPSG膜形成後、ふっ酸によるクリーニングを行
い、それを覆うように多結晶シリコン膜を堆積した時の
積層膜の様子を示している。図7のように、このとき積
層された薄膜の境界部分でオーバーエッチングが生じ、
その結果、この積層膜を覆う多結晶シリコン膜を形成す
ると多結晶シリコン膜の形状不良が生じる。これはデバ
イスの信頼性を劣化させる原因になる。
Since such a film is used, for example, as an etching mask when forming a capacitor, it is cleaned with hydrofluoric acid (HF). FIG. 7 shows the state of the laminated film when the cleaning with hydrofluoric acid is performed after the formation of the five PSG films, and a polycrystalline silicon film is deposited so as to cover the PSG films. As shown in FIG. 7, over-etching occurs at the boundary between the stacked thin films at this time,
As a result, when a polycrystalline silicon film covering this laminated film is formed, a defective shape of the polycrystalline silicon film occurs. This causes the reliability of the device to deteriorate.

【0005】本発明の目的は、積層膜の境界部分にオー
バーエッチングが生じ難い半導体デバイス用の薄膜形成
装置及び薄膜形成方法を提供することにある。
An object of the present invention is to provide a thin film forming apparatus and a thin film forming method for a semiconductor device in which overetching hardly occurs at a boundary portion of a laminated film.

【0006】[0006]

【課題を解決する為の手段】本発明は、半導体デバイス
用の薄膜を形成する為の薄膜形成方法及び装置におい
て、複数のガスを混合する部分の上流において反応ガス
の供給を遮断する前に反応助剤ガスの供給を遮断するこ
と及びその為のバルブを設けたことを特徴とする。
According to the present invention, there is provided a thin film forming method and apparatus for forming a thin film for a semiconductor device, wherein a reaction gas is supplied upstream of a portion where a plurality of gases are mixed before shutting off a supply of a reactive gas. It is characterized in that the supply of the auxiliary gas is shut off and a valve for that is provided.

【0007】[0007]

【発明の実施の形態】図1は、本発明の実施の形態によ
る薄膜形成装置を示す模式図である。排気可能なチャン
バ10により囲まれた空間内には基板としての半導体ウ
エハ2を被成膜面を下に向けて保持し所定の温度に加熱
する為の基板ホルダー1と反応ガス及び反応助剤ガスを
導入する為のガス吹き出しシャワーヘッド3が設けられ
ている。シャワーヘッド3には反応ガス及び反応助剤ガ
スの混合ガスを導入する為の混合ガス導入管4が接続さ
れ、混合ガス導入管4の上流は混合部11において反応
ガスを導入する為の反応ガス導入管5及び反応助剤ガス
を導入する為の反応助剤ガス導入管6が接続されてい
る。そして、本実施の形態では、導入管6には反応ガス
の供給をバルブ8によって遮断する2秒乃至10秒、よ
り好ましくは4〜6秒前に、反応助剤ガスの供給を遮断
する為の工程専用の遮断バルブ7が設けられている。
FIG. 1 is a schematic diagram showing a thin film forming apparatus according to an embodiment of the present invention. A substrate holder 1 for holding a semiconductor wafer 2 as a substrate with a film-forming surface facing down and heating the semiconductor wafer 2 as a substrate to a predetermined temperature in a space surrounded by an exhaustable chamber 10 and a reaction gas and a reaction auxiliary gas Is provided with a gas blowing shower head 3 for introducing the gas. A mixed gas introduction pipe 4 for introducing a mixed gas of a reaction gas and a reaction auxiliary gas is connected to the shower head 3, and a reaction gas for introducing the reaction gas in the mixing section 11 is provided upstream of the mixed gas introduction pipe 4. An introduction pipe 5 and a reaction aid gas introduction pipe 6 for introducing a reaction aid gas are connected. In the present embodiment, the supply of the reaction aid gas to the introduction pipe 6 is stopped for 2 seconds to 10 seconds, more preferably 4 to 6 seconds before the supply of the reaction gas is stopped by the valve 8. A shut-off valve 7 dedicated to the process is provided.

【0008】成膜工程は以下の通りである。The film forming process is as follows.

【0009】まず排気口に接続された排気ポンプ9によ
りチャンバ10内を一旦排気し、基板を300℃〜70
0℃に加熱する。反応ガス導入管5よりバルブ8を介し
てSi(OC254即ちTEOS(テトラエトキシシ
ラン)やSiH4等のSiを含むガスを0.1〜4.0g/
min程度の流量で、(C25O)3B即ちTEB(ほ
う酸トリエチル)や(CH3O)3B即ちTMB(ほう酸
トリメチル)や(CH3O)3PO即ちTMOP(りん酸
トリメチル)、B26やPH3等のPやBを含むガスを
0.1〜1.0g/minの流量で混合した混合ガスをチャ
ンバ10内に導入する。これら混合ガスの導入開始と同
時に、反応助剤ガス導入管6よりバルブ7を介して酸素
ガスや、オゾン(O3)を含むガス等のOを含むガスの
導入を開始する。Oを含むガスの流量は例えば5〜10
slm程である。こうして常圧CVDにより燐及び/又
は硼素がドープされた酸化シリコン膜の堆積が基板上で
開始される。所定の成膜時間が過ぎた時SiとP(及び
/又はB)とを含むガスの供給を反応ガス供給系に設け
られたバルブ8を用いて遮断する数秒前に、反応助剤ガ
スの供給を遮断バルブ7を用いて遮断する。このような
バルブの開閉のタイミングの制御は、機械的に2つのバ
ルブを連結するか、電気的に2つのバルブの開閉タイミ
ングを制御すること(例えば遅延回路やコンピュータプ
ログラムによる制御手段)によって、容易に実行でき
る。
First, the inside of the chamber 10 is once evacuated by the exhaust pump 9 connected to the exhaust port, and
Heat to 0 ° C. A gas containing Si, such as Si (OC 2 H 5 ) 4, ie, TEOS (tetraethoxysilane) or SiH 4, is supplied from a reaction gas introduction pipe 5 through a valve 8 to 0.1 to 4.0 g /
At a flow rate of about min, (C 2 H 5 O) 3 B, ie, TEB (triethyl borate) or (CH 3 O) 3 B, ie, TMB (trimethyl borate) or (CH 3 O) 3 PO, ie, TMOP (trimethyl phosphate) , a gas containing P and B, such as B 2 H 6 and PH 3
A mixed gas mixed at a flow rate of 0.1 to 1.0 g / min is introduced into the chamber 10. At the same time as the introduction of these mixed gases, the introduction of oxygen-containing gas such as oxygen gas or gas containing ozone (O 3 ) from the reaction aid gas introduction pipe 6 via the valve 7 is started. The flow rate of the gas containing O is, for example, 5 to 10
It is about slm. Thus, the deposition of the silicon oxide film doped with phosphorus and / or boron by normal pressure CVD is started on the substrate. When a predetermined film formation time has elapsed, supply of a reaction auxiliary gas is performed several seconds before the supply of the gas containing Si and P (and / or B) is shut off using the valve 8 provided in the reaction gas supply system. Is shut off using the shut-off valve 7. Such control of the opening / closing timing of the valve can be easily performed by mechanically connecting the two valves or electrically controlling the opening / closing timing of the two valves (for example, a delay circuit or control means by a computer program). Can be executed.

【0010】本実施の形態によれば、BやPの偏析が抑
制でき均一な組成のPSG、BSG、BPSG膜が得ら
れる。
According to the present embodiment, PSG, BSG and BPSG films having a uniform composition can be obtained by suppressing segregation of B and P.

【0011】そして上述した工程を複数回繰返せば、界
面においてBやPの偏析のない積層膜を形成することが
できる。
By repeating the above steps a plurality of times, it is possible to form a laminated film free of B and P segregation at the interface.

【0012】図2は本発明の別の実施形態による薄膜形
成装置を示す模式図である。この装置は5つの成膜領域
10A〜10Eを有しており、5つの膜を積層する場合
に好適である。
FIG. 2 is a schematic diagram showing a thin film forming apparatus according to another embodiment of the present invention. This apparatus has five film formation regions 10A to 10E, and is suitable for stacking five films.

【0013】各成膜領域には共通の反応ガス供給管15
から各枝管に設けられた5つのバルブ8A〜8Eを介し
てSiを含むガスとP及び/又はBを含むガスとの混合
ガスが供給される。16は混合ガスの供給バルブであ
り、その上流にはSiを含むガスのガス源17と、Pを
含むガスのガス源18と、Bを含むガスのガス源19
と、が接続されている。
A common reaction gas supply pipe 15 is provided for each film formation area.
, A mixed gas of a gas containing Si and a gas containing P and / or B is supplied through five valves 8A to 8E provided in each branch pipe. A mixed gas supply valve 16 has a gas source 17 of a gas containing Si, a gas source 18 of a gas containing P, and a gas source 19 of a gas containing B upstream thereof.
And are connected.

【0014】酸素やオゾン等のOを含む反応助剤ガス
は、ガス源14より供給バルブ13を介して共通供給管
12から各枝管に設けられた開状態の遮断バルブ7A〜
7Eを介して5つの成膜領域10A〜10Eに供給され
る。5つの領域に順次基板を移送して連続成膜を行えば
同一基板上に積層膜が得られる。このように複数の領域
で形成した膜を積層する方が、1つの領域で膜を積層す
る場合よりも、処理のスループットが向上し、信頼性も
上がる。
A reaction auxiliary gas containing O, such as oxygen or ozone, is supplied from a gas source 14 via a supply valve 13 to a common supply pipe 12 through each of the open shutoff valves 7A to 7B.
It is supplied to five film formation areas 10A to 10E via 7E. If the substrates are sequentially transferred to the five regions to form a continuous film, a laminated film can be obtained on the same substrate. Stacking a film formed in a plurality of regions in this manner improves processing throughput and reliability, as compared with stacking a film in one region.

【0015】各領域での成膜終了時には、前述した実施
例同様にバルブ8A〜8Eを閉じる数秒前に反応助剤ガ
スの遮断バルブ7A〜7Eを閉じるようにこれらのバル
ブを制御する。更に、その後バルブ13,16を同時又
は順次閉じる。
At the end of film formation in each region, these valves are controlled so as to close the reaction assistant gas shutoff valves 7A to 7E several seconds before closing the valves 8A to 8E as in the above-described embodiment. Then, the valves 13 and 16 are closed simultaneously or sequentially.

【0016】図3は更に別の実施の形態を示している。
図3はテーブル22の上に基板としてのウエハを加熱で
きる5つのウエハサセプタ21が設けられており、テー
ブル22が時計周りに回転することによって5つの成膜
領域10A、10B、10C、10D、10Eにて薄膜
の形成がなされる薄膜形成装置である。各成膜領域はチ
ャンバ10内にあって互いに雰囲気は連通しているが、そ
れぞれの領域には図1に示したものと同様のシャワーヘ
ッドが設けられており反応ガスと反応助剤ガスとの混合
ガスがウエハに向かって吹き出し、化学気相堆積が行わ
れる。シャワーヘッドへのガス供給系は図2に示したも
のと同じであり、バルブ7A〜7Eにより反応ガスの供
給遮断前に反応助剤ガスの供給を遮断するように制御さ
れる。この装置によりウエハが5つの成膜領域10A〜
10Eを経ると5層の積層膜が形成される。この積層膜
は5つの膜ともに同じ材料からなるので5つに区別できる
ものではなく、換言すれば単膜ということもできる。2
3はウエハをサセプタ21上に配置したり、サセプタ2
1から取り外したりする為のウエハ搬送ロボットであ
る。
FIG. 3 shows still another embodiment.
In FIG. 3, five wafer susceptors 21 capable of heating a wafer as a substrate are provided on a table 22, and the five film forming regions 10A, 10B, 10C, 10D, 10E are rotated by rotating the table 22 clockwise. Is a thin film forming apparatus for forming a thin film. Although each film forming region is in the chamber 10 and the atmosphere communicates with each other, each region is provided with a shower head similar to that shown in FIG. The mixed gas is blown toward the wafer, and chemical vapor deposition is performed. The gas supply system to the shower head is the same as that shown in FIG. 2, and is controlled by valves 7A to 7E so as to shut off the supply of the reaction aid gas before shutting off the supply of the reaction gas. With this apparatus, five wafers are formed in the film formation areas 10A to 10A.
After 10E, a five-layer laminated film is formed. Since the five films are made of the same material, they cannot be distinguished into five. In other words, they can be called a single film. 2
Reference numeral 3 denotes a case where the wafer is placed on the susceptor 21 or the susceptor 2
This is a wafer transfer robot that can be removed from the wafer transfer robot.

【0017】本実施の形態においても、パーティクルを
より減少させるために、図1と同様にウエハの被成膜面
を下方にして、成膜を行ってもよい。
Also in this embodiment, in order to further reduce the number of particles, the film may be formed with the surface on which the film is formed facing downward as in FIG.

【0018】(実施例1)図3に示した本発明による薄
膜形成装置を用意した。
Example 1 A thin film forming apparatus according to the present invention shown in FIG. 3 was prepared.

【0019】反応ガスとして、TEOS、TMOPを用
意した。また反応助剤ガスとしてオゾンと酸素ガスとを
用意した。基板としてのSiウエハをウエハサセプタ2
1に搭載し、チャンバ10内を一旦減圧した。そして、
基板温度が400℃になるようにウエハサセプタのヒー
ターに通電した。
As reaction gases, TEOS and TMOP were prepared. Ozone and oxygen gas were prepared as reaction aid gases. Wafer susceptor 2 using Si wafer as substrate
1 and the inside of the chamber 10 was once depressurized. And
The heater of the wafer susceptor was energized so that the substrate temperature became 400 ° C.

【0020】ガス源17から各成膜領域にTEOSガス
を0.1〜4.0g/min、TMOPガスをガス源18か
ら0.1〜1.0g/min、オゾンを1〜5mol%含む
酸素ガスをガス源14から7.5slmの流量で各成膜領
域に導入した。ガスの導入開始から膜厚が80〜100
nmになるまで反応ガスと反応助剤ガスとを供給し続け
た後、先ずバルブ7A〜7Eを閉じ数秒後にバルブ8A
〜8Eを閉じ、その後バルブ13,16を閉じて成膜を
終了させた。
Oxygen containing 0.1 to 4.0 g / min of TEOS gas from the gas source 17 to each film formation region, 0.1 to 1.0 g / min of TMOP gas from the gas source 18 and 1 to 5 mol% of ozone. A gas was introduced from the gas source 14 at a flow rate of 7.5 slm into each film formation region. 80 to 100 film thickness from the start of gas introduction
After continuously supplying the reaction gas and the reaction assistant gas until the thickness reaches nm, the valves 7A to 7E are first closed, and after a few seconds, the valve 8A
8E was closed, and then valves 13 and 16 were closed to terminate the film formation.

【0021】テーブル22を回転させて次の成膜領域に
ウエハを移動させ同様の処理を行った。そして5つの領
域にてPSGの成膜を行った。
The same processing was performed by rotating the table 22 to move the wafer to the next film formation area. Then, PSG was formed in five regions.

【0022】図4はこうして得られたPSG膜を5層積
層したものをパターニングした後、ふっ酸で洗浄し、多
結晶シリコンを成膜した時の様子を模式的に示してい
る。
FIG. 4 schematically shows a state in which five layers of the thus obtained PSG films are patterned, washed with hydrofluoric acid, and polycrystalline silicon is formed.

【0023】前述した図7と比較すればわかるように、
積層膜の界面においてオーバーエッチングが防止され、
多結晶シリコンの形状不良が消失していることがわかっ
た。
As can be seen from a comparison with FIG.
Overetching is prevented at the interface of the laminated film,
It was found that the defective shape of the polycrystalline silicon disappeared.

【0024】(実施例2)図3に示した本発明による薄
膜形成装置を用意した。
Embodiment 2 A thin film forming apparatus according to the present invention shown in FIG. 3 was prepared.

【0025】反応ガスとして、TEOS、TMOP、T
MBを用意した。また反応助剤ガスとしてオゾンと酸素
ガスとを用意した。基板としてのSiウエハをウエハサ
セプタ21に搭載し、チャンバ10内を一旦減圧した。
そして、基板温度が400℃になるようにウエハサセプ
タ21のヒーターに通電した。
As the reaction gas, TEOS, TMOP, T
MB was prepared. Ozone and oxygen gas were prepared as reaction aid gases. A Si wafer as a substrate was mounted on the wafer susceptor 21, and the inside of the chamber 10 was once depressurized.
Then, the heater of the wafer susceptor 21 was energized so that the substrate temperature became 400 ° C.

【0026】ガス源17から各成膜領域にTEOSガス
を0.1〜4.0g/min、TMOPガスをガス源18か
ら0.1〜1.0g/min、TMBガスをガス源19より
0.1〜1.0g/min、オゾンを1〜5mol%含む
酸素ガスをガス源14より7.5slm導入して各成膜領
域で80〜100nmの厚さになるまで反応ガスと反応
助剤ガスとを供給した後先ずバルブ7A〜7Eを閉じ数
秒後にバルブ8A〜8Eを閉じて薄膜を形成した。テー
ブル22を回転させて次の成膜領域にウエハを移動させ
同様の処理を行った。そして5つの領域にてBPSGの
成膜を行った。
The TEOS gas is supplied from the gas source 17 to each of the film forming regions at 0.1 to 4.0 g / min, the TMOP gas is supplied from the gas source 18 to 0.1 to 1.0 g / min, and the TMB gas is supplied from the gas source 19.
Oxygen gas containing 0.1 to 1.0 g / min and 1 to 5 mol% of ozone is introduced from the gas source 14 to the reaction gas and the reaction aid until the thickness of each film formation region becomes 80 to 100 nm by introducing 7.5 slm. After supplying the gas, the valves 7A to 7E were closed first, and after a few seconds, the valves 8A to 8E were closed to form a thin film. The same processing was performed by rotating the table 22 to move the wafer to the next film formation area. Then, BPSG was formed in five regions.

【0027】こうして複数のウエハを処理して得られた
1つのBPSG膜の原子組成を分析してみた。
The atomic composition of one BPSG film obtained by processing a plurality of wafers was analyzed.

【0028】図5は、上記BPSG膜をSIMS分析
し、Si、B、P元素の含有量を測定したグラフを示し
ている。
FIG. 5 shows a graph in which the BPSG film was subjected to SIMS analysis and the contents of Si, B and P elements were measured.

【0029】(比較例)図3の装置を用いてバルブの開
閉タイミング以外の成膜条件を実施例2と同様に設定し
成膜を行った。本比較例では反応助剤ガスの遮断バルブ
7A〜7Eを閉じるタイミングを、反応ガスの遮断バル
ブ8A〜8Eを閉じるタイミングと一致させて、BPS
G膜を5層積層した積層膜を形成した。
(Comparative Example) Using the apparatus shown in FIG. 3, film forming conditions other than the valve opening / closing timing were set in the same manner as in Example 2, and a film was formed. In this comparative example, the timing of closing the shut-off valves 7A to 7E of the reaction auxiliary gas was made to coincide with the timing of closing the shut-off valves 8A to 8E of the reaction gas, and the BPS
A laminated film in which five G films were laminated was formed.

【0030】図6は、こうして得られたBPSG膜をS
IMS分析し、Si、B、P元素の含有量を測定したグ
ラフを示している。
FIG. 6 shows that the thus obtained BPSG film is
The graph which measured the content of Si, B, and P element by performing the IMS analysis is shown.

【0031】図5と図6に示したデータからも明らかな
ように、比較例の方法ではBPSG薄膜の界面でB及び
P濃度が増えていることがわかる。このような燐や硼素
の偏析により界面でのふっ酸によるエッチングレートが
界面以外の部分におけるエッチングレートより高くなり
オーバーエッチングされてしまうようである。これは、
チャンバ内に吸着していたPやBを含むガスの影響によ
り反応ガス供給終了直後に異常な成膜現象が生じた為と
考えられる。
As is clear from the data shown in FIGS. 5 and 6, it can be seen that in the method of the comparative example, the B and P concentrations increase at the interface of the BPSG thin film. Due to such segregation of phosphorus and boron, the etching rate by hydrofluoric acid at the interface is higher than the etching rate at portions other than the interface, and it seems that overetching occurs. this is,
It is considered that an abnormal film-forming phenomenon occurred immediately after the end of the supply of the reaction gas due to the influence of the gas containing P and B adsorbed in the chamber.

【0032】これに対して、本実施例によれば、ガスの
分解を促進し、又、PやBの膜中への取り込みを促進す
る役目を担う反応助剤ガスの供給を反応ガスの供給遮断
の数秒前に専用の遮断バルブ7(7A〜7E)を用いて
遮断するために反応助剤ガスのチャンバ内における相対
的濃度が一時的に低下して、異常な成膜過程によるPや
Bの偏析を抑制し、膜厚方向に均一な組成の膜が得られ
る。こうして、ふっ酸処理を行っても部分的なオーバー
エッチングが防止され、その後形成される多結晶シリコ
ンの形状不良が抑制される。
On the other hand, according to the present embodiment, the supply of the reaction aid gas which promotes the decomposition of the gas and promotes the incorporation of P and B into the film is performed by the supply of the reaction gas. A few seconds before the shutoff, the relative concentration of the reaction assistant gas in the chamber is temporarily reduced to shut off using the dedicated shutoff valve 7 (7A to 7E). Is suppressed, and a film having a uniform composition in the film thickness direction can be obtained. In this way, partial over-etching is prevented even when the hydrofluoric acid treatment is performed, and the defective shape of polycrystalline silicon formed thereafter is suppressed.

【0033】[0033]

【発明の効果】本発明によれば、B及び/又はPのよう
な不純物の偏析が抑制され膜厚方向に均一な単膜又は積
層膜が形成でき、表面又は境界部分にオーバーエッチン
グが生じ難くなる。こうして、その後形成される膜の形
状不良がなくなりデバイスの信頼性が向上する。
According to the present invention, segregation of impurities such as B and / or P is suppressed, and a uniform single film or laminated film can be formed in the film thickness direction, and over-etching hardly occurs on the surface or the boundary portion. Become. In this way, the shape defect of the film formed thereafter is eliminated, and the reliability of the device is improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の好適な実施の形態による薄膜形成装置
の模式図。
FIG. 1 is a schematic diagram of a thin film forming apparatus according to a preferred embodiment of the present invention.

【図2】本発明の別の好適な実施の形態による薄膜形成
装置の模式図。
FIG. 2 is a schematic view of a thin film forming apparatus according to another preferred embodiment of the present invention.

【図3】本発明の更に別の好適な実施の形態による薄膜
形成装置の模式図。
FIG. 3 is a schematic view of a thin film forming apparatus according to still another preferred embodiment of the present invention.

【図4】本発明による薄膜形成装置を用いてPSG膜を
5層積層しパターニングした後、ふっ酸で洗浄し多結晶
シリコンを成膜した時の様子を示す模式図。
FIG. 4 shows a method for forming a PSG film using the thin film forming apparatus according to the present invention.
FIG. 5 is a schematic diagram showing a state in which five layers are stacked and patterned, and then washed with hydrofluoric acid to form a polycrystalline silicon film.

【図5】本発明による薄膜形成装置を用いて得られたB
PSG膜の原子組成比を示す図。
FIG. 5 shows B obtained using the thin film forming apparatus according to the present invention.
FIG. 4 is a diagram showing an atomic composition ratio of a PSG film.

【図6】比較例により得られたBPSG膜の原子組成比
を示す図。
FIG. 6 is a view showing an atomic composition ratio of a BPSG film obtained in a comparative example.

【図7】従来の薄膜形成装置を用いてPSG膜を5層積
層しパターニングした後、ふっ酸で洗浄し多結晶シリコ
ンを成膜した時の様子を示す模式図。
FIG. 7 is a schematic diagram showing a state in which five layers of PSG films are stacked and patterned using a conventional thin film forming apparatus, and then washed with hydrofluoric acid to form polycrystalline silicon.

【符号の説明】[Explanation of symbols]

1 基板ホルダー 2 基板 3 シャワーヘッド 4 混合ガス導入管 5 反応ガス導入管 6 反応助剤ガス導入管 7 遮断バルブ 8 バルブ 9 排気ポンプ 10 チャンバ 11 混合部 DESCRIPTION OF SYMBOLS 1 Substrate holder 2 Substrate 3 Shower head 4 Mixed gas introduction pipe 5 Reaction gas introduction pipe 6 Reaction assistant gas introduction pipe 7 Shutoff valve 8 Valve 9 Exhaust pump 10 Chamber 11 Mixing part

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】 複数の薄膜からなる積層膜を有する半導
体デバイス用の薄膜を形成する為の薄膜形成装置におい
て、複数のガスを混合する部分の上流において反応ガス
の供給を遮断する前に反応助剤ガスの供給を遮断する為
のバルブを設けたことを特徴とする半導体デバイス用の
薄膜形成装置。
In a thin film forming apparatus for forming a thin film for a semiconductor device having a laminated film composed of a plurality of thin films, a reaction assist gas is supplied before shutting off a supply of a reactive gas upstream of a portion where a plurality of gases are mixed. A thin film forming apparatus for a semiconductor device, comprising a valve for shutting off supply of a chemical gas.
【請求項2】 該反応ガスはSiと、P又はBの少なく
ともいずれか1つとを含むガスであり、該反応助剤ガス
はOを含むガスである請求項1に記載の半導体デバイス
用の薄膜形成装置。
2. The thin film for a semiconductor device according to claim 1, wherein the reaction gas is a gas containing Si and at least one of P and B, and the reaction auxiliary gas is a gas containing O. Forming equipment.
【請求項3】 半導体デバイス用の薄膜を形成する為の
薄膜形成装置において、複数のガスを混合する部分の上
流において反応ガスの供給を遮断する前に反応助剤ガス
の供給を遮断する為のバルブを設けたことを特徴とする
半導体デバイス用の薄膜形成装置。
3. A thin film forming apparatus for forming a thin film for a semiconductor device, wherein a supply of a reaction auxiliary gas is stopped before a supply of a reaction gas is stopped upstream of a portion where a plurality of gases are mixed. A thin film forming apparatus for a semiconductor device, comprising a valve.
【請求項4】 該反応ガスはSiと、P又はBの少なく
ともいずれか1つとを含むガスであり、該反応助剤ガス
はOを含むガスである請求項3に記載の半導体デバイス
用の薄膜形成装置。
4. The thin film for a semiconductor device according to claim 3, wherein the reaction gas is a gas containing Si and at least one of P and B, and the reaction auxiliary gas is a gas containing O. Forming equipment.
【請求項5】 複数のガスを反応室内に導入して複数の
薄膜からなる積層膜を有する半導体デバイス用の薄膜を
形成する薄膜形成方法において、 成膜終了の為に反応ガスの供給を遮断する前に反応助剤
ガスの供給を遮断することを特徴とする半導体デバイス
の薄膜形成方法。
5. A thin film forming method for forming a thin film for a semiconductor device having a stacked film composed of a plurality of thin films by introducing a plurality of gases into a reaction chamber, wherein the supply of the reaction gas is stopped to complete the film formation. A method for forming a thin film for a semiconductor device, wherein the supply of the reaction assistant gas is interrupted beforehand.
【請求項6】 該反応ガスはSiと、P又はBの少なく
ともいずれか1つとを含むガスであり、該反応助剤ガス
はOを含むガスである請求項5に記載の半導体デバイス
用薄膜形成方法。
6. The thin film for a semiconductor device according to claim 5, wherein the reaction gas is a gas containing Si and at least one of P and B, and the reaction auxiliary gas is a gas containing O. Method.
【請求項7】 複数のガスを反応室内に導入して薄膜を
形成する半導体デバイス用の薄膜を形成する薄膜形成方
法において、 成膜終了の為に反応ガスの供給を遮断する前に反応助剤
ガスの供給を遮断することを特徴とする半導体デバイス
の薄膜形成方法。
7. A thin film forming method for forming a thin film for a semiconductor device in which a plurality of gases are introduced into a reaction chamber to form a thin film. A method for forming a thin film for a semiconductor device, comprising shutting off a gas supply.
【請求項8】 該反応ガスはSiと、P又はBの少なく
ともいずれか1つとを含むガスであり、該反応助剤ガス
はOを含むガスである請求項7に記載の半導体デバイス
用の薄膜形成方法。
8. The thin film for a semiconductor device according to claim 7, wherein the reaction gas is a gas containing Si and at least one of P and B, and the reaction auxiliary gas is a gas containing O. Forming method.
JP26173297A 1997-09-26 1997-09-26 Thin film forming apparatus and method for semiconductor device Expired - Lifetime JP3806753B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26173297A JP3806753B2 (en) 1997-09-26 1997-09-26 Thin film forming apparatus and method for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26173297A JP3806753B2 (en) 1997-09-26 1997-09-26 Thin film forming apparatus and method for semiconductor device

Publications (2)

Publication Number Publication Date
JPH11102902A true JPH11102902A (en) 1999-04-13
JP3806753B2 JP3806753B2 (en) 2006-08-09

Family

ID=17365950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26173297A Expired - Lifetime JP3806753B2 (en) 1997-09-26 1997-09-26 Thin film forming apparatus and method for semiconductor device

Country Status (1)

Country Link
JP (1) JP3806753B2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05343336A (en) * 1992-06-09 1993-12-24 Handotai Process Kenkyusho:Kk Semiconductor production unit and manufacture of semiconductor device
JPH07153696A (en) * 1993-11-26 1995-06-16 Canon Sales Co Inc Method of forming film

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05343336A (en) * 1992-06-09 1993-12-24 Handotai Process Kenkyusho:Kk Semiconductor production unit and manufacture of semiconductor device
JPH07153696A (en) * 1993-11-26 1995-06-16 Canon Sales Co Inc Method of forming film

Also Published As

Publication number Publication date
JP3806753B2 (en) 2006-08-09

Similar Documents

Publication Publication Date Title
TWI393185B (en) Film forming method and film forming device
TWI739263B (en) Semiconductor device manufacturing method, substrate processing device and program
KR100469126B1 (en) Method of forming a thin film with a low hydrogen contents
TWI784399B (en) Manufacturing method of semiconductor device, substrate processing device, program, and substrate processing method
CN109671611B (en) Method for manufacturing semiconductor device, substrate processing apparatus, and recording medium
US20060110534A1 (en) Methods and apparatus for forming a titanium nitride layer
JPH04112531A (en) Formation of capacitive insulating film
US7700156B2 (en) Method and apparatus for forming silicon oxide film
TWI821626B (en) Substrate processing method, semiconductor device manufacturing method, substrate processing device and program
JP2006286716A (en) Method of manufacturing semiconductor device
KR20060063188A (en) Equipment for chemical vapor deposition and method used the same
TW202144606A (en) Method of manufacturing semiconductor device, program, and substrate processing apparatus
TW202104636A (en) Film formation method and film formation apparatus
JP3667038B2 (en) CVD film forming method
JP3578155B2 (en) Oxidation method of the object
US6893964B2 (en) Cleaning method for substrate treatment device and substrate treatment device
WO2020188801A1 (en) Method for producing semiconductor device, substrate processing apparatus, and program
JPH10189489A (en) Cvd method
WO2022080153A1 (en) Substrate processing method and substrate processing apparatus
JP3806753B2 (en) Thin film forming apparatus and method for semiconductor device
US6090725A (en) Method for preventing bubble defects in BPSG film
TWI790469B (en) Substrate processing method, semiconductor device manufacturing method, program, and substrate processing device
WO2006014082A1 (en) Thermal oxide formation apparatus and the method by chemical vapor deposition in wafer
WO2004006317A1 (en) Method of cleaning substrate treatment apparatus
KR20020096860A (en) Method and apparatus for manufacturing a semiconductor device and processing a substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040816

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050425

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050510

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050704

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060411

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060417

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100526

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100526

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110526

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120526

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120526

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130526

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140526

Year of fee payment: 8

EXPY Cancellation because of completion of term