JPH10269951A - Plasma display panel - Google Patents
Plasma display panelInfo
- Publication number
- JPH10269951A JPH10269951A JP7686897A JP7686897A JPH10269951A JP H10269951 A JPH10269951 A JP H10269951A JP 7686897 A JP7686897 A JP 7686897A JP 7686897 A JP7686897 A JP 7686897A JP H10269951 A JPH10269951 A JP H10269951A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- light
- display
- shielding layer
- shading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
Description
【０００１】[0001]
【発明の属する技術分野】本発明は、各種のＰＤＰ（Pl
asma Display Panel：プラズマディスプレイパネル）に
関する。TECHNICAL FIELD The present invention relates to various PDPs (Pl
asma Display Panel).
【０００２】ＰＤＰのうち、主放電を生じさせるための
一対の表示電極を同一の基板上に隣接配置した面放電型
のＰＤＰは、カラー画面の実用化を機にテレビジョンや
コンピュータのモニターなどの用途で広く用いられるよ
うになってきた。ハイビジョン用の大画面フラット型デ
バイスとしても注目されている。このようなＰＤＰのい
っそうの普及を図るため、より明るくコントラストの高
い画面の開発が進められている。[0002] Among PDPs, a surface discharge type PDP in which a pair of display electrodes for generating a main discharge are arranged adjacently on the same substrate is used for a television, a computer monitor or the like with the practical use of a color screen. It has become widely used in applications. It is also attracting attention as a large screen flat-type device for HDTV. In order to further spread such a PDP, a brighter and higher-contrast screen is being developed.
【０００３】[0003]
【従来の技術】図５は従来の面放電型ＰＤＰ９０の内部
構造を示す要部断面図である。ＰＤＰ９０は、マトリク
ス表示方式の３電極構造のＰＤＰであり、蛍光体の配置
形態による分類の上で反射型と呼称されている。ＰＤＰ
９０では、前面側のガラス基板１１の内面に、基板面に
沿った面放電を生じさせるための表示電極Ｘ，Ｙが、マ
トリクス表示のライン（行）毎に一対ずつ配列されてい
る。表示電極Ｘ，Ｙは、それぞれが幅の大きい透明導電
膜４１と幅の小さい金属膜４２とからなる。これらの表
示電極Ｘ，ＹはＡＣ駆動のための誘電体層１７で被覆さ
れ、誘電体層１７の表面には保護膜１８が被着されてい
る。誘電体層１７及び保護膜１８はともに透光性を有し
ている。背面側のガラス基板２１の内面には、表示電極
Ｘ，Ｙと直交するようにアドレス電極Ａが配列されてい
る。そして、アドレス電極Ａの上部を含めて、ガラス基
板２１を被覆するように蛍光体層２８が設けられてい
る。表示内容を設定するアドレッシングに際して、アド
レス電極Ａと表示電極Ｙとによってセル（表示素子）の
選択が行われる。蛍光体層２８は面放電で生じた紫外線
ＵＶによって局部的に励起されて所定色の可視光を放
つ。この可視光のうちのガラス基板１１を透過する光が
表示光となる。2. Description of the Related Art FIG. 5 is a sectional view of a main portion showing an internal structure of a conventional surface discharge type PDP 90. The PDP 90 is a PDP having a three-electrode structure of a matrix display system, and is called a reflection type after being classified according to the arrangement of phosphors. PDP
In 90, display electrodes X and Y for generating surface discharge along the substrate surface are arranged in pairs on the inner surface of the glass substrate 11 on the front side for each line (row) of the matrix display. Each of the display electrodes X and Y includes a transparent conductive film 41 having a large width and a metal film 42 having a small width. These display electrodes X and Y are covered with a dielectric layer 17 for AC driving, and a protective film 18 is provided on the surface of the dielectric layer 17. Both the dielectric layer 17 and the protective film 18 have translucency. On the inner surface of the glass substrate 21 on the back side, address electrodes A are arranged so as to be orthogonal to the display electrodes X and Y. Then, the phosphor layer 28 is provided so as to cover the glass substrate 21 including the upper part of the address electrode A. At the time of addressing for setting display contents, a cell (display element) is selected by the address electrode A and the display electrode Y. The phosphor layer 28 is locally excited by ultraviolet rays UV generated by surface discharge, and emits visible light of a predetermined color. Light of the visible light that passes through the glass substrate 11 is display light.
【０００４】表示の各ラインにおける表示電極Ｘと表示
電極Ｙとの間隙Ｓ１は「放電スリット」と呼称され、こ
の放電スリットＳ１の幅（表示電極Ｘ，Ｙの配列方向の
寸法）ｗ１は１００〜２００ボルト程度の駆動電圧の印
加で面放電が生じるように選定されている。これに対し
て、隣接するラインの間における表示電極Ｘと表示電極
Ｙとの間隙Ｓ２は「逆スリット」と呼称され、この逆ス
リットＳ２の幅ｗ２は放電スリットＳ１の幅ｗ１よりも
十分に大きい値に選定されている。すなわち、逆スリッ
トＳ２を隔てて並ぶ表示電極Ｘ，Ｙの間での放電が防止
されている。このように放電スリットＳ１及び逆スリッ
トＳ２を設けて表示電極Ｘ，Ｙを配列することにより、
各ラインを選択的に発光させることができる。なお、表
示画面のうちの逆スリットＳ２に対応する部分（ライン
間の電極間領域）は非発光領域となる。The gap S1 between the display electrode X and the display electrode Y in each line of the display is called a "discharge slit", and the width (dimension in the arrangement direction of the display electrodes X and Y) w1 of the discharge slit S1 is 100 to 100. It is selected so that a surface discharge occurs when a driving voltage of about 200 volts is applied. On the other hand, the gap S2 between the display electrode X and the display electrode Y between adjacent lines is called an "inverted slit", and the width w2 of the inverted slit S2 is sufficiently larger than the width w1 of the discharge slit S1. Value. That is, the discharge between the display electrodes X and Y lined up with the reverse slit S2 therebetween is prevented. By arranging the display electrodes X and Y by providing the discharge slit S1 and the reverse slit S2 in this manner,
Each line can selectively emit light. The portion of the display screen corresponding to the reverse slit S2 (the region between the electrodes between the lines) is a non-light emitting region.
【０００５】[0005]
【発明が解決しようとする課題】従来のパネル構造は、
前面側から逆スリットＳ２を通して非発光状態の蛍光体
層２８が見える構造であった。非発光状態の蛍光体層２
８は白色又は淡い灰色などの白っぽい色である。そのた
めに特に明るい場所で使用したときに、外光が蛍光体層
２８で散乱してライン間の非発光領域が白っぽくなり、
表示のコントラストが損なわれていた。The conventional panel structure is as follows.
The structure was such that the phosphor layer 28 in a non-light emitting state could be seen from the front side through the reverse slit S2. Phosphor layer 2 in non-light emitting state
8 is a whitish color such as white or light gray. Therefore, when used in a particularly bright place, the external light is scattered by the phosphor layer 28, and the non-light emitting area between the lines becomes whitish,
The display contrast was impaired.
【０００６】この問題の解決手段として、前面側のガラ
ス基板１１の内面側又は外面側に蛍光体と比べて暗色の
被膜を設けることが考えられる。表示画面のうちの逆ス
リットＳ２に対応した領域が暗く見えるようにするので
ある。暗色の膜は、言い換えれば可視光を吸収する膜で
あるので、このような膜を設けることにより、内部が隠
れるとともに外光の反射が抑えられてコントラストが向
上する。ただし、表示画面の全体の輝度が低下してしま
う。As a solution to this problem, it is conceivable to provide a darker coating than the phosphor on the inner or outer surface of the glass substrate 11 on the front side. The region corresponding to the reverse slit S2 on the display screen is made to look dark. Since the dark film is a film that absorbs visible light in other words, by providing such a film, the inside is hidden and the reflection of external light is suppressed, so that the contrast is improved. However, the brightness of the entire display screen is reduced.
【０００７】本発明は、輝度の低下を抑えつつ表示のコ
ントラストを高めることを目的としている。An object of the present invention is to increase display contrast while suppressing a decrease in luminance.
【０００８】[0008]
【課題を解決するための手段】表示画面における実質的
に非発光となる領域に、内部を隠す遮光層を設けるとと
もに、その遮光層の背面側に反射率の大きい材質の層を
設ける。例えば面放電型において、逆スリットに対応す
る領域に遮光層を設けた場合、個々の遮光層の平面パタ
ーンは帯状となり、表示画面の全体ではストライプ状
（縞状）の遮光パターンが形成されることになる。遮光
層は逆スリットを透過し又は透過しようとする可視光を
遮光する。これにより、外光及び各ラインの漏れ光によ
って非発光領域が明るく見える現象が防止され、表示の
コントラストが高まる。しかも、内部から遮光層に向か
う光は反射率の大きい材質の層で反射して内部へ戻り、
内部へ戻った光の一部は内壁で反射して表示光として外
部へ射出する。つまり、反射率の大きい材質の層を設け
ることにより、遮光層による表示光の吸収が無くなり、
外部からみた発光量の低下が軽減される。A light-shielding layer for concealing the inside is provided in a substantially non-light-emitting area of a display screen, and a layer of a material having a high reflectance is provided on the back side of the light-shielding layer. For example, in the case of a surface discharge type, when a light-shielding layer is provided in a region corresponding to an inverted slit, the planar pattern of each light-shielding layer is strip-shaped, and a stripe-shaped (striped) light-shielding pattern is formed on the entire display screen. become. The light-shielding layer shields visible light that transmits through or tends to transmit through the reverse slit. Thereby, the phenomenon that the non-light-emitting area looks bright due to the external light and the leak light of each line is prevented, and the display contrast is increased. Moreover, light traveling from the inside to the light-shielding layer is reflected by the layer of a material having a high reflectance and returns to the inside,
Part of the light that has returned to the inside is reflected by the inner wall and emitted to the outside as display light. In other words, by providing a layer of a material having a high reflectance, absorption of display light by the light shielding layer is eliminated,
The decrease in the amount of light emission seen from the outside is reduced.
【０００９】請求項１の発明のＰＤＰは、表示画面内の
セルどうしの境界領域において、放電空間に対する前面
側に暗色の遮光層が設けられ、前記放電空間と前記遮光
層との間に前記遮光層よりも可視光の反射率の大きい層
である光吸収防止層が設けられたものである。In the PDP according to the first aspect of the present invention, a dark light-shielding layer is provided on the front side of the discharge space in a boundary region between cells in the display screen, and the light-shielding layer is provided between the discharge space and the light-shielding layer. A light absorption prevention layer, which is a layer having a higher visible light reflectance than the layer, is provided.
【００１０】請求項２の発明のＰＤＰは、前面側の基板
の内面上に表示の列方向に沿って帯状の表示電極が配列
された面放電型のプラズマディスプレイパネルであっ
て、表示画面内の行どうしの間の電極間領域において、
放電空間に対する前面側に暗色の遮光層が設けられ、前
記放電空間と前記遮光層との間に前記遮光層よりも可視
光の反射率の大きい層である光吸収防止層が設けられた
ものである。A PDP according to a second aspect of the present invention is a surface discharge type plasma display panel in which strip-shaped display electrodes are arranged on the inner surface of a front substrate along a display column direction. In the region between the electrodes between the rows,
A dark light-shielding layer is provided on the front side with respect to the discharge space, and a light absorption prevention layer, which is a layer having a higher visible light reflectance than the light-shielding layer, is provided between the discharge space and the light-shielding layer. is there.
【００１１】請求項３の発明のＰＤＰにおいては、前記
遮光層と前記光吸収防止層とが基板対向方向に互いに離
して設けられている。In the PDP according to a third aspect of the present invention, the light shielding layer and the light absorption preventing layer are provided apart from each other in the direction facing the substrate.
【００１２】[0012]
【発明の実施の形態】図１は本発明に係るＰＤＰ１の基
本構造を示す斜視図である。なお、図１においては図５
と対応する構成要素には形状及び材質の差異に係わらず
同一の符号を付してある。以下の他の図についても同様
である。FIG. 1 is a perspective view showing a basic structure of a PDP 1 according to the present invention. In FIG. 1, FIG.
The same reference numerals are given to the components corresponding to and regardless of differences in shape and material. The same applies to other figures described below.
【００１３】ＰＤＰ１は、従来のＰＤＰ９０と同様に反
射型と呼称されるマトリクス表示方式の３電極構造の面
放電型ＰＤＰである。放電空間３０を挟んで対向する基
板対の前面側のガラス基板１１の内面には、基板面に沿
った面放電を生じさせるための直線状の表示電極Ｘ，Ｙ
が、マトリクス表示のラインＬ毎に一対ずつ配列されて
いる。表示電極Ｘ，Ｙは、それぞれがＩＴＯ薄膜からな
る幅の広い直線状の透明電極４１と多層構造の金属薄膜
からなる幅の狭い直線状のバス電極４２とから構成され
ている。バス電極４２は、適正な導電性を確保するため
の補助電極であり、透明電極４１における面放電ギャッ
プから遠い側の端縁部に配置されている。これらの表示
電極Ｘ，Ｙを放電空間３０に対して被覆するように、Ａ
Ｃ駆動のための誘電体層（低融点ガラス層）１７が設け
られ、その表面には保護膜１８としてマグネシア（Ｍｇ
Ｏ）膜が被着されている。The PDP 1 is a surface discharge type PDP having a three-electrode structure of a matrix display type called a reflection type, like the conventional PDP 90. On the inner surface of the glass substrate 11 on the front side of the pair of substrates facing each other with the discharge space 30 interposed therebetween, linear display electrodes X and Y for generating a surface discharge along the substrate surface are provided.
Are arranged in pairs for each line L of the matrix display. The display electrodes X and Y are each composed of a wide linear transparent electrode 41 made of an ITO thin film and a narrow linear bus electrode 42 made of a multilayered metal thin film. The bus electrode 42 is an auxiliary electrode for ensuring proper conductivity, and is disposed at an edge of the transparent electrode 41 on a side far from the surface discharge gap. A such that these display electrodes X and Y cover the discharge space 30.
A dielectric layer (low-melting glass layer) 17 for C driving is provided, and magnesia (Mg
O) A film is applied.
【００１４】一方、背面側のガラス基板２１の内面は、
低融点ガラスからなる下地層２２で一様に被覆されてい
る。そして、下地層２２の上に、表示電極Ｘ，Ｙと直交
するように一定ピッチでアドレス電極Ａが配列されてい
る。下地層２２は、アドレス電極Ａのエレクトロマイグ
レーションを防止する。アドレス電極Ａと表示電極Ｙと
の間の対向放電によって、誘電体層１７における壁電荷
の蓄積状態が制御される。アドレス電極Ａも下地層２２
と同じ組成の低融点ガラスからなる誘電体層２４で被覆
されている。誘電体層２４の上には、高さが約１５０μ
ｍの平面視直線状の複数の隔壁２９が、各アドレス電極
Ａの間に１つずつ設けられている。そして、アドレス電
極Ａの上部を含めて、誘電体２４の表面及び隔壁２９の
側面を被覆するように、フルカラー表示のためのＲ
（赤），Ｇ（緑），Ｂ（青）の３原色の蛍光体層２８
Ｒ，２８Ｇ，２８Ｂ（以下、特に色を区別する必要がな
いときは蛍光体層２８と記述する）が設けられている。
これらの蛍光体層２８は、面放電で生じた紫外線によっ
て励起されて発光する。On the other hand, the inner surface of the rear glass substrate 21 is
It is uniformly covered with a base layer 22 made of low-melting glass. The address electrodes A are arranged on the base layer 22 at a constant pitch so as to be orthogonal to the display electrodes X and Y. The underlayer 22 prevents electromigration of the address electrode A. The state of accumulation of wall charges in the dielectric layer 17 is controlled by the opposing discharge between the address electrode A and the display electrode Y. The address electrode A is also a base layer 22.
And a dielectric layer 24 made of a low melting point glass having the same composition as that of the above. On the dielectric layer 24, the height is about 150 μm.
A plurality of m-shaped partition walls 29 are provided between the address electrodes A one by one in a plan view. Then, the R for full-color display is covered so as to cover the surface of the dielectric 24 and the side surfaces of the partition 29, including the upper part of the address electrode A.
(Red), G (green), B (blue) phosphor layers 28 of three primary colors
R, 28G, and 28B (hereinafter, referred to as a phosphor layer 28 when there is no need to distinguish colors) are provided.
These phosphor layers 28 emit light when excited by ultraviolet light generated by surface discharge.
【００１５】隔壁２９によって放電空間３０がライン方
向に単位発光領域毎に区画され、且つ放電空間３０の間
隙寸法が規定されている。各単位発光領域に対応した部
分の構造体が表示画面を構成するセルである。ＰＤＰ１
では、マトリクス表示の列方向（表示電極Ｘ，Ｙの配列
方向）に放電空間３０を区画する隔壁は存在しない。し
かし、ラインＬ間の表示電極Ｘ，Ｙの間隔（逆スリット
の幅）が１００〜４００μｍに選定され、各ラインＬに
おける５０μｍ程度の面放電ギャップ（放電スリット
幅）に比べて十分に大きいので、ライン間の放電の干渉
は起きない。The discharge space 30 is divided in the line direction by the unit light emitting area by the partition wall 29, and the gap size of the discharge space 30 is defined. The structure corresponding to each unit light emitting region is a cell constituting a display screen. PDP1
In this case, there is no partition partitioning the discharge space 30 in the column direction of the matrix display (the arrangement direction of the display electrodes X and Y). However, the distance between the display electrodes X and Y between the lines L (width of the reverse slit) is selected to be 100 to 400 μm, which is sufficiently larger than the surface discharge gap (discharge slit width) of about 50 μm in each line L. There is no discharge interference between the lines.
【００１６】ＰＤＰ１において、表示の１画素（ピクセ
ル）は、各ラインＬ内の隣接する３つの単位発光領域
（サブピクセル）で構成される。同一の列における各ラ
インＬの発光色は同一であり、各色の蛍光体層２８Ｒ，
２８Ｇ，２８Ｂは列内で連続するようにスクリーン印刷
によって設けられている。In the PDP 1, one pixel (pixel) for display is composed of three adjacent unit light-emitting regions (sub-pixels) in each line L. The emission color of each line L in the same column is the same, and the phosphor layers 28R,
28G and 28B are provided by screen printing so as to be continuous in a row.
【００１７】図２はＰＤＰ１の要部の断面図、図３は表
示画面ＳＣの平面図である。図２のように、ＰＤＰ１に
おいては、ガラス基板１１の内面と直接に接するよう
に、可視光を遮る遮光層４７が逆スリットＳ２毎に設け
られている。そして、各遮光層４７の背面側に重なるよ
うに可視光域の反射率の大きい光吸収防止層４８が設け
られている。各遮光層４５は、図３のようにライン方向
に延びる帯状にパターニングされている。これらの互い
に離れた遮光層４７によって、表示画面（スクリーン）
ＳＣの全体ではストライプ状（縞状）の遮光パターンが
形成され、ラインＬ間で蛍光体層２８が隠れて表示のコ
ントラストが高まる。FIG. 2 is a sectional view of a main part of the PDP 1, and FIG. 3 is a plan view of a display screen SC. As shown in FIG. 2, in the PDP 1, a light-shielding layer 47 for blocking visible light is provided for each reverse slit S2 so as to be in direct contact with the inner surface of the glass substrate 11. Further, a light absorption prevention layer 48 having a large reflectance in the visible light region is provided so as to overlap the rear side of each light shielding layer 47. Each light shielding layer 45 is patterned in a band shape extending in the line direction as shown in FIG. A display screen (screen) is formed by these light shielding layers 47 separated from each other.
A stripe-shaped (striped) light-shielding pattern is formed on the entire SC, and the phosphor layer 28 is hidden between the lines L, so that the display contrast is increased.
【００１８】各光吸収防止層４８は、遮光層４７の背面
のほぼ全域を被覆するように帯状にパターニングされて
いる。蛍光体層２８で発光して遮光層４７に向かう光は
光吸収防止層４８で反射して散乱する。その散乱光のう
ち、蛍光体表面などで適切な方向に反射した光は、表示
光として外部へ射出する。つまり、光吸収防止層４８が
無ければ遮光層４７で吸収されてしまう光の一部が表示
に寄与する。Each light absorption preventing layer 48 is patterned in a strip shape so as to cover substantially the entire back surface of the light shielding layer 47. Light emitted from the phosphor layer 28 and directed to the light shielding layer 47 is reflected and scattered by the light absorption preventing layer 48. Of the scattered light, light reflected in an appropriate direction on the phosphor surface or the like is emitted to the outside as display light. That is, if the light absorption preventing layer 48 is not provided, a part of light absorbed by the light shielding layer 47 contributes to display.
【００１９】ストライプパターンによれば、サブピクセ
ル又はピクセルを囲むマトリクスパターンとは違って、
ライン方向の位置ずれの心配がないので、ＰＤＰ１の製
造における両ガラス基板１１，２１の位置合わせが容易
になる。According to the stripe pattern, unlike a matrix pattern surrounding sub-pixels or pixels,
Since there is no concern about displacement in the line direction, the alignment of the two glass substrates 11 and 21 in the manufacture of the PDP 1 becomes easy.
【００２０】以上の構造のＰＤＰ１は、ガラス基板１１
とガラス基板２１とについて別個に所定の構成要素を設
け、その後に両ガラス基板１１，２１を対向配置して周
縁部を接合することによって製造される。The PDP 1 having the above structure is a glass substrate 11
The glass substrate 21 is manufactured by providing predetermined components separately, and then arranging the two glass substrates 11 and 21 to face each other and joining the peripheral edges.
【００２１】前面側の製造に際して、表示電極Ｘ，Ｙを
設けたガラス基板１１の表面に、遮光層４７と光吸収防
止層４８とを形成する。遮光層４７の形成には黒色の顔
料を添加したペーストを用い、光吸収防止層４８の形成
には白色の顔料を添加したペーストを用いる。これらペ
ーストのバインダとしては、エチルセルロース、アクリ
ル樹脂などがある。必要に応じて低融点ガラス粉末を混
合してもよい。黒色の顔料としては、二酸化マンガン
（Mn2O2)、酸化クロム（Cr2O3)、酸化銅（CuO)、酸化鉄
（FeO)、酸化コバルト（Co3O4,CoO)などがある。白色の
顔料としては、酸化チタン（TiO2) 、二酸化珪素（Si
O2) 、アルミナ（Al2O3)、チタン酸バリウム（BaTiO3)
、硫酸バリウム（BaSO4)、マグネシア（MgO)、三酸化
イットリウム（Y2O3) 、酸化タンタル（Ta2O5)などがあ
る。In manufacturing the front side, a light shielding layer 47 and a light absorption preventing layer 48 are formed on the surface of the glass substrate 11 on which the display electrodes X and Y are provided. The light-shielding layer 47 is formed using a paste containing a black pigment, and the light absorption preventing layer 48 is formed using a paste containing a white pigment. Examples of binders for these pastes include ethyl cellulose and acrylic resin. If necessary, a low-melting glass powder may be mixed. Examples of black pigments include manganese dioxide (Mn 2 O 2 ), chromium oxide (Cr 2 O 3 ), copper oxide (CuO), iron oxide (FeO), and cobalt oxide (Co 3 O 4 , CoO). White pigments include titanium oxide (TiO 2 ), silicon dioxide (Si
O 2 ), alumina (Al 2 O 3 ), barium titanate (BaTiO 3 )
, Barium sulfate (BaSO 4 ), magnesia (MgO), yttrium trioxide (Y 2 O 3 ), tantalum oxide (Ta 2 O 5 ), and the like.
【００２２】黒色の顔料を添加したペーストをスクリー
ンマスクを用いてパターン印刷し、乾燥させて遮光層４
７を形成する。パターン印刷に代えて、印刷・スロット
コータ・ロールコータなどによりペーストのベタ膜を設
け、フォトリソグラフィによってパターニングをしても
よい。その場合にはペーストに感光材料を混合する。低
融点ガラスを混合した場合には、乾燥後に必要に応じて
焼成を行う。ここでの焼成は、「後工程で白色顔料ペー
ストと一括に焼成すると顔料が混ざり合って所望の光学
特性が得られない」という場合に行う。The paste containing the black pigment is pattern-printed using a screen mask, dried, and dried.
7 is formed. Instead of pattern printing, a paste solid film may be provided by printing, a slot coater, a roll coater, or the like, and may be patterned by photolithography. In that case, a photosensitive material is mixed with the paste. When low melting glass is mixed, baking is performed as necessary after drying. The baking here is performed in the case that "if the baking is performed together with the white pigment paste in a later step, the pigments are mixed and desired optical characteristics cannot be obtained".
【００２３】遮光層４７の形成に続いて、白色の顔料を
添加したペーストを印刷し、乾燥させることによって光
吸収防止層４８を形成する。光吸収防止層４８において
も、パターン形成の手法として、パターン印刷又はリソ
グラフィを適宜用いることができる。必要に応じて焼成
を行うことも遮光層４７の形成と同様である。Subsequent to the formation of the light-shielding layer 47, a paste containing a white pigment is printed and dried to form the light absorption preventing layer 48. Also in the light absorption prevention layer 48, pattern printing or lithography can be used as appropriate as a pattern formation technique. The baking is performed as necessary in the same manner as the formation of the light shielding layer 47.
【００２４】このようにして遮光層４７及び光吸収防止
層４８を形成した後、低融点ガラスペーストの印刷と焼
成を行って誘電体層１７を形成し、真空蒸着などによっ
てマグネシアを被着させて保護膜１８を形成する。After the light shielding layer 47 and the light absorption preventing layer 48 are formed as described above, the dielectric layer 17 is formed by printing and baking a low-melting glass paste, and magnesia is deposited by vacuum evaporation or the like. A protective film 18 is formed.
【００２５】図４は第２のＰＤＰ２の要部の断面図であ
り、放電空間の前面側の部分の構造を示している。前面
側のガラス基板１１の内面に表示電極Ｘ，Ｙが配列さ
れ、これら表示電極Ｘ，Ｙは第１の誘電体層１７ａによ
って被覆されている。平面視において逆スリットＳ２と
重なるように遮光層４６が設けられ、遮光層４６の背面
側に第２の誘電体層１７ｂを介在させて光吸収防止層４
７が設けられている。光吸収防止層４７は第３の誘電体
層１７ｃで被覆されている。なお、第３の誘電体層１７
ｃを省略し、第２の誘電体層１７ｂの露出面と光吸収防
止層４７の表面とを覆うように保護膜１８を設けてもよ
い。FIG. 4 is a cross-sectional view of a main part of the second PDP 2 and shows a structure of a front portion of the discharge space. Display electrodes X and Y are arranged on the inner surface of the glass substrate 11 on the front side, and these display electrodes X and Y are covered with a first dielectric layer 17a. A light shielding layer 46 is provided so as to overlap with the reverse slit S2 in plan view, and the light absorption preventing layer 4 is provided on the back side of the light shielding layer 46 with the second dielectric layer 17b interposed therebetween.
7 are provided. The light absorption preventing layer 47 is covered with the third dielectric layer 17c. The third dielectric layer 17
c may be omitted, and the protective film 18 may be provided so as to cover the exposed surface of the second dielectric layer 17b and the surface of the light absorption preventing layer 47.
【００２６】基板対向方向（図の上下方向）において、
遮光層４６と光吸収防止層４７とが互いに離れているの
で、ＰＤＰ２では黒色顔料と白色顔料とが混ざり合って
しまうおそれがなく、顔料選択の自由度が高い。また、
誘電体中の顔料の添加に伴う誘電率の変化の影響、例え
ばライン間の浮遊容量の増大を最小限に抑えることがで
きる。In the substrate facing direction (vertical direction in the figure),
Since the light shielding layer 46 and the light absorption preventing layer 47 are separated from each other, there is no possibility that the black pigment and the white pigment are mixed in the PDP 2, and the degree of freedom in selecting the pigment is high. Also,
The effect of the change in the dielectric constant accompanying the addition of the pigment in the dielectric, for example, the increase in the stray capacitance between lines can be minimized.
【００２７】以上の説明では、反射型のＰＤＰ１，２，
を例示したが、本発明は前面側のガラス基板１１に蛍光
体層２８を配置した透過型の面放電形式のＰＤＰ、対向
放電形式のＰＤＰにも適用可能である。遮光層４６及び
光吸収防止層４７をガラス基板１１の外面上に設けても
よい。ただし、輝度を高める上で、光吸収防止層４７を
できるだけ放電空間に近づけるのが望ましい。遮光層４
６及び光吸収防止層４７の平面形状は直線帯状に限られ
ず、例えば、表示画面ＳＣを縦横に区画するメッシュ状
としてもよい。In the above description, the reflection type PDPs 1, 2, 2,
However, the present invention is also applicable to a transmission type surface discharge type PDP and a counter discharge type PDP in which the phosphor layer 28 is disposed on the front glass substrate 11. The light shielding layer 46 and the light absorption preventing layer 47 may be provided on the outer surface of the glass substrate 11. However, in order to increase the luminance, it is desirable that the light absorption prevention layer 47 be as close as possible to the discharge space. Light shielding layer 4
The plane shapes of the light absorption preventing layer 6 and the light absorption preventing layer 47 are not limited to a linear band shape, and may be, for example, a mesh shape that partitions the display screen SC vertically and horizontally.
【００２８】[0028]
【発明の効果】請求項１乃至請求項３の発明によれば、
輝度の低下を抑えつつ表示のコントラストを高めること
ができる。According to the first to third aspects of the present invention,
The display contrast can be increased while suppressing a decrease in luminance.
【００２９】請求項３の発明によれば、製造における材
料選択の自由度が大きくなる。According to the third aspect of the present invention, the degree of freedom of material selection in manufacturing is increased.
【図１】本発明に係るＰＤＰの基本構造を示す斜視図で
ある。FIG. 1 is a perspective view showing a basic structure of a PDP according to the present invention.
【図２】ＰＤＰの要部の断面図である。FIG. 2 is a sectional view of a main part of the PDP.
【図３】表示画面の平面図である。FIG. 3 is a plan view of a display screen.
【図４】第２のＰＤＰの要部の断面図である。FIG. 4 is a sectional view of a main part of a second PDP.
【図５】従来のＰＤＰの内部構造を示す要部断面図であ
る。FIG. 5 is a sectional view of a main part showing an internal structure of a conventional PDP.
１，２ ＰＤＰ（プラズマディスプレイパネル） １１ ガラス基板（前面側の基板） ３０ 放電空間 ４６ 遮光層 ４７ 光吸収防止層 Ｓ２ 逆スリット（行どうしの間の電極間隙） ＳＣ 表示画面 Ｘ，Ｙ 表示電極 1, 2 PDP (plasma display panel) 11 glass substrate (front side substrate) 30 discharge space 46 light shielding layer 47 light absorption prevention layer S2 reverse slit (electrode gap between rows) SC display screen X, Y display electrode
Claims (3)
て、放電空間に対する前面側に暗色の遮光層が設けら
れ、前記放電空間と前記遮光層との間に前記遮光層より
も可視光の反射率の大きい層である光吸収防止層が設け
られたことを特徴とするプラズマディスプレイパネル。1. A dark light-shielding layer is provided on a front surface side of a discharge space in a boundary region between cells in a display screen, and a visible light is reflected between the discharge space and the light-shielding layer more than the light-shielding layer. A plasma display panel comprising a light absorption preventing layer, which is a layer having a high rate.
って帯状の表示電極が配列された面放電型のプラズマデ
ィスプレイパネルであって、 表示画面内の行どうしの間の電極間領域において、放電
空間に対する前面側に暗色の遮光層が設けられ、前記放
電空間と前記遮光層との間に前記遮光層よりも可視光の
反射率の大きい層である光吸収防止層が設けられたこと
を特徴とするプラズマディスプレイパネル。2. A surface-discharge type plasma display panel in which strip-shaped display electrodes are arranged along the column direction of display on the inner surface of a substrate on the front side, wherein electrodes between rows in a display screen are provided. In the region, a dark light-shielding layer is provided on the front side with respect to the discharge space, and a light absorption prevention layer, which is a layer having a higher visible light reflectance than the light-shielding layer, is provided between the discharge space and the light-shielding layer. A plasma display panel.
向方向に互いに離して設けられた請求項２記載のプラズ
マディスプレイパネル。3. The plasma display panel according to claim 2, wherein said light shielding layer and said light absorption preventing layer are provided apart from each other in a direction facing the substrate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7686897A JP3625007B2 (en) | 1997-03-28 | 1997-03-28 | Plasma display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7686897A JP3625007B2 (en) | 1997-03-28 | 1997-03-28 | Plasma display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10269951A true JPH10269951A (en) | 1998-10-09 |
| JP3625007B2 JP3625007B2 (en) | 2005-03-02 |
Family
ID=13617633
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7686897A Expired - Fee Related JP3625007B2 (en) | 1997-03-28 | 1997-03-28 | Plasma display panel |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3625007B2 (en) |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002056774A (en) * | 2000-06-02 | 2002-02-22 | Toray Ind Inc | Photosensitive black paste |
| WO2002019370A1 (en) * | 2000-08-30 | 2002-03-07 | Koninklijke Philips Electronics N.V. | Plasma screen with enhanced contrast |
| US6936965B1 (en) | 1999-11-24 | 2005-08-30 | Lg Electronics Inc. | Plasma display panel |
| JP2005317265A (en) * | 2004-04-27 | 2005-11-10 | Hitachi Ltd | Plasma display panel, and plasma display device utilizing the same |
| US7208876B2 (en) | 2003-07-22 | 2007-04-24 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7208875B2 (en) | 2003-01-02 | 2007-04-24 | Samsung Sdi Co., Ltd. | Plasma display panel |
| WO2007072542A1 (en) * | 2005-12-19 | 2007-06-28 | Fujitsu Hitachi Plasma Display Limited | Substrate structure for plasma display panel, and plasma display panel |
| US7250724B2 (en) | 2002-09-12 | 2007-07-31 | Lg Electronics Inc. | Plasma display panel including dummy electrodes in non-display area |
| US7315122B2 (en) | 2003-01-02 | 2008-01-01 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7323818B2 (en) | 2002-12-27 | 2008-01-29 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7323819B2 (en) * | 2003-10-21 | 2008-01-29 | Samsung Sdi Co., Ltd. | Plasma display panel having high brightness and high contrast using light absorption reflection film |
| US7327083B2 (en) | 2003-06-25 | 2008-02-05 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7329990B2 (en) | 2002-12-27 | 2008-02-12 | Lg Electronics Inc. | Plasma display panel having different sized electrodes and/or gaps between electrodes |
| EP1865530A3 (en) * | 2006-06-09 | 2008-02-20 | LG Electronics Inc. | Plasma display apparatus and driving method thereof |
| USRE40104E1 (en) | 1997-03-31 | 2008-02-26 | Mitsubishi Denki Kabushiki Kaisha | Plasma display panel with bus electrodes having black electroconductive material |
| US7425797B2 (en) | 2003-07-04 | 2008-09-16 | Samsung Sdi Co., Ltd. | Plasma display panel having protrusion electrode with indentation and aperture |
| US7605537B2 (en) | 2003-06-19 | 2009-10-20 | Samsung Sdi Co., Ltd. | Plasma display panel having bus electrodes extending across areas of non-discharge regions |
| US7683545B2 (en) | 2003-11-29 | 2010-03-23 | Samsung Sdi Co., Ltd. | Plasma display panel comprising common barrier rib between non-discharge areas |
-
1997
- 1997-03-28 JP JP7686897A patent/JP3625007B2/en not_active Expired - Fee Related
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USRE40104E1 (en) | 1997-03-31 | 2008-02-26 | Mitsubishi Denki Kabushiki Kaisha | Plasma display panel with bus electrodes having black electroconductive material |
| US6936965B1 (en) | 1999-11-24 | 2005-08-30 | Lg Electronics Inc. | Plasma display panel |
| US7235924B2 (en) | 1999-11-24 | 2007-06-26 | Lg Electronics Inc. | Plasma display panel |
| JP4516196B2 (en) * | 2000-06-02 | 2010-08-04 | パナソニック株式会社 | Photosensitive black paste |
| JP2002056774A (en) * | 2000-06-02 | 2002-02-22 | Toray Ind Inc | Photosensitive black paste |
| WO2002019370A1 (en) * | 2000-08-30 | 2002-03-07 | Koninklijke Philips Electronics N.V. | Plasma screen with enhanced contrast |
| US6750610B2 (en) | 2000-08-30 | 2004-06-15 | Koninklijke Philips Electronics N.V. | Plasma display with enhanced contrast and protective layer |
| KR100760266B1 (en) * | 2000-08-30 | 2007-09-20 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Plasma screen with enhanced contrast |
| US7250724B2 (en) | 2002-09-12 | 2007-07-31 | Lg Electronics Inc. | Plasma display panel including dummy electrodes in non-display area |
| US7323818B2 (en) | 2002-12-27 | 2008-01-29 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7817108B2 (en) | 2002-12-27 | 2010-10-19 | Lg Electronics Inc. | Plasma display having electrodes provided at the scan lines |
| US7329990B2 (en) | 2002-12-27 | 2008-02-12 | Lg Electronics Inc. | Plasma display panel having different sized electrodes and/or gaps between electrodes |
| US7208875B2 (en) | 2003-01-02 | 2007-04-24 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7315122B2 (en) | 2003-01-02 | 2008-01-01 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7605537B2 (en) | 2003-06-19 | 2009-10-20 | Samsung Sdi Co., Ltd. | Plasma display panel having bus electrodes extending across areas of non-discharge regions |
| US7327083B2 (en) | 2003-06-25 | 2008-02-05 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7911416B2 (en) | 2003-06-25 | 2011-03-22 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7425797B2 (en) | 2003-07-04 | 2008-09-16 | Samsung Sdi Co., Ltd. | Plasma display panel having protrusion electrode with indentation and aperture |
| US7208876B2 (en) | 2003-07-22 | 2007-04-24 | Samsung Sdi Co., Ltd. | Plasma display panel |
| US7589466B2 (en) | 2003-07-22 | 2009-09-15 | Samsung Sdi Co., Ltd. | Plasma display panel with discharge cells having different volumes |
| US7323819B2 (en) * | 2003-10-21 | 2008-01-29 | Samsung Sdi Co., Ltd. | Plasma display panel having high brightness and high contrast using light absorption reflection film |
| US7683545B2 (en) | 2003-11-29 | 2010-03-23 | Samsung Sdi Co., Ltd. | Plasma display panel comprising common barrier rib between non-discharge areas |
| JP4500094B2 (en) * | 2004-04-27 | 2010-07-14 | 株式会社日立製作所 | Plasma display panel |
| JP2005317265A (en) * | 2004-04-27 | 2005-11-10 | Hitachi Ltd | Plasma display panel, and plasma display device utilizing the same |
| WO2007072542A1 (en) * | 2005-12-19 | 2007-06-28 | Fujitsu Hitachi Plasma Display Limited | Substrate structure for plasma display panel, and plasma display panel |
| EP1865530A3 (en) * | 2006-06-09 | 2008-02-20 | LG Electronics Inc. | Plasma display apparatus and driving method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3625007B2 (en) | 2005-03-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7911416B2 (en) | Plasma display panel | |
| JP3163563B2 (en) | Surface discharge type plasma display panel and manufacturing method thereof | |
| JP3625007B2 (en) | Plasma display panel | |
| JP2000195431A (en) | Plasma display panel | |
| US7365712B2 (en) | Plasma display panel | |
| KR20030060764A (en) | Plasma display panel | |
| JP3918972B2 (en) | Plasma display panel | |
| KR100447125B1 (en) | Plasma Display Panel | |
| KR100749615B1 (en) | Plasma display panel | |
| US20050225243A1 (en) | Plasma display panel | |
| US20100134893A1 (en) | Display Device and Optical Filter | |
| JP3757334B2 (en) | Manufacturing method of surface discharge type plasma display panel | |
| JP3757333B2 (en) | Manufacturing method of surface discharge type plasma display panel | |
| JP3334874B2 (en) | Plasma display panel | |
| KR100686854B1 (en) | Plasma display panel | |
| JP3555469B2 (en) | Gas discharge type display device and manufacturing method thereof | |
| KR100592251B1 (en) | Top plate manufacturing method of plasma display panel | |
| KR100612354B1 (en) | Plasma display panel | |
| US20090108730A1 (en) | Plasma Display Panel | |
| KR100831011B1 (en) | Plasma display panel | |
| KR100589333B1 (en) | Plasma display panel | |
| JP2000082395A (en) | Manufacture of surface discharge type plasma display panel | |
| JP2001135240A (en) | Plasma display panel | |
| JPH11288668A (en) | Surface discharge type plasma display panel | |
| JP2000082409A (en) | Surface discharge type plasma display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Effective date: 20040109 Free format text: JAPANESE INTERMEDIATE CODE: A621 |
|
| A977 | Report on retrieval |
Effective date: 20040625 Free format text: JAPANESE INTERMEDIATE CODE: A971007 |
|
| A131 | Notification of reasons for refusal |
Effective date: 20040629 Free format text: JAPANESE INTERMEDIATE CODE: A131 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040830 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20041124 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20041124 |
|
| R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S131 | Request for trust registration of transfer of right |
Free format text: JAPANESE INTERMEDIATE CODE: R313131 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071210 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081210 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081210 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091210 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 6 Free format text: PAYMENT UNTIL: 20101210 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101210 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111210 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111210 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 8 Free format text: PAYMENT UNTIL: 20121210 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131210 Year of fee payment: 9 |
|
| S131 | Request for trust registration of transfer of right |
Free format text: JAPANESE INTERMEDIATE CODE: R313135 |
|
| SZ03 | Written request for cancellation of trust registration |
Free format text: JAPANESE INTERMEDIATE CODE: R313Z03 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131210 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |