JPH10105411A5 - - Google Patents
Info
- Publication number
- JPH10105411A5 JPH10105411A5 JP1997189568A JP18956897A JPH10105411A5 JP H10105411 A5 JPH10105411 A5 JP H10105411A5 JP 1997189568 A JP1997189568 A JP 1997189568A JP 18956897 A JP18956897 A JP 18956897A JP H10105411 A5 JPH10105411 A5 JP H10105411A5
- Authority
- JP
- Japan
- Prior art keywords
- library
- source code
- procedure
- code file
- variables
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US705,572 | 1985-02-26 | ||
| US08/705,572 US5822591A (en) | 1996-08-29 | 1996-08-29 | Virtual code system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10105411A JPH10105411A (ja) | 1998-04-24 |
| JPH10105411A5 true JPH10105411A5 (enExample) | 2005-04-07 |
Family
ID=24834063
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9189568A Ceased JPH10105411A (ja) | 1996-08-29 | 1997-07-15 | プログラム実行中に手順を作り出す方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US5822591A (enExample) |
| JP (1) | JPH10105411A (enExample) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6285373B1 (en) * | 1996-03-29 | 2001-09-04 | 3Dlabs Inc. Ltd. | Method and apparatus for texture transmission and storage |
| US6074432A (en) * | 1998-03-19 | 2000-06-13 | Xilinx, Inc. | Method for generating a software class compatible with two or more interpreters |
| US6202208B1 (en) * | 1998-09-29 | 2001-03-13 | Nortel Networks Limited | Patching environment for modifying a Java virtual machine and method |
| US6977649B1 (en) | 1998-11-23 | 2005-12-20 | 3Dlabs, Inc. Ltd | 3D graphics rendering with selective read suspend |
| WO2000045260A1 (en) * | 1999-01-29 | 2000-08-03 | Fujitsu Limited | Compiler, compiling method, and storage medium stored with program therefor |
| US6381737B1 (en) * | 1999-04-23 | 2002-04-30 | Sun Microsystems, Inc. | Automatic adapter/stub generator |
| US6889320B1 (en) * | 1999-12-30 | 2005-05-03 | Texas Instruments Incorporated | Microprocessor with an instruction immediately next to a branch instruction for adding a constant to a program counter |
| US7346849B1 (en) | 2001-04-03 | 2008-03-18 | Cypress Semiconductor Corp. | Executable code derived from user-selectable links embedded within the comments portion of a program |
| US20020184611A1 (en) * | 2001-05-30 | 2002-12-05 | Palm, Inc. | Design system and method having improved display of code |
| US7024663B2 (en) * | 2002-07-10 | 2006-04-04 | Micron Technology, Inc. | Method and system for generating object code to facilitate predictive memory retrieval |
| US20060012604A1 (en) * | 2004-07-15 | 2006-01-19 | Avinash Seetharamaiah | Legacy processing for pixel shader hardware |
| US8020146B2 (en) * | 2006-07-24 | 2011-09-13 | International Business Machines Corporation | Applying deferred refactoring and API changes in an IDE |
| US8869123B2 (en) * | 2011-06-24 | 2014-10-21 | Robert Keith Mykland | System and method for applying a sequence of operations code to program configurable logic circuitry |
| US10089277B2 (en) | 2011-06-24 | 2018-10-02 | Robert Keith Mykland | Configurable circuit array |
| US9158544B2 (en) | 2011-06-24 | 2015-10-13 | Robert Keith Mykland | System and method for performing a branch object conversion to program configurable logic circuitry |
| US9304770B2 (en) | 2011-11-21 | 2016-04-05 | Robert Keith Mykland | Method and system adapted for converting software constructs into resources for implementation by a dynamically reconfigurable processor |
| US9633160B2 (en) | 2012-06-11 | 2017-04-25 | Robert Keith Mykland | Method of placement and routing in a reconfiguration of a dynamically reconfigurable processor |
| US9244664B1 (en) * | 2014-04-28 | 2016-01-26 | Visualon, Inc. | System for video development kits with control of executable size |
| JP6379654B2 (ja) * | 2014-05-15 | 2018-08-29 | 富士通株式会社 | 処理実行プログラム、処理実行方法、及び情報処理装置 |
| US10868665B1 (en) * | 2015-05-18 | 2020-12-15 | Amazon Technologies, Inc. | Mitigating timing side-channel attacks by obscuring accesses to sensitive data |
| US10311229B1 (en) * | 2015-05-18 | 2019-06-04 | Amazon Technologies, Inc. | Mitigating timing side-channel attacks by obscuring alternatives in code |
| CN112463131B (zh) * | 2020-11-02 | 2024-06-18 | 江苏长虹智能装备股份有限公司 | 一种用于多线性库区先进先出的编程方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2242293A (en) * | 1990-01-05 | 1991-09-25 | Apple Computer | Apparatus and method for dynamic linking of computer software components |
| US5408665A (en) * | 1993-04-30 | 1995-04-18 | Borland International, Inc. | System and methods for linking compiled code with extended dictionary support |
| US5553286A (en) * | 1994-03-17 | 1996-09-03 | International Business Machines Corporation | System and method for preparing a computer program for execution |
| US5619698A (en) * | 1995-05-05 | 1997-04-08 | Apple Computer, Inc. | Method and apparatus for patching operating systems |
-
1996
- 1996-08-29 US US08/705,572 patent/US5822591A/en not_active Expired - Lifetime
-
1997
- 1997-07-15 JP JP9189568A patent/JPH10105411A/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH10105411A5 (enExample) | ||
| Skillicorn | Foundations of parallel programming | |
| DE69722138T2 (de) | Code-Optimierer für Pipeline-Rechner | |
| US5872977A (en) | Object-oriented method and apparatus for creating a makefile | |
| Havlak | Interprocedural symbolic analysis | |
| JPH10161885A5 (enExample) | ||
| Smith | Cython: A Guide for Python Programmers | |
| JPH1115674A5 (enExample) | ||
| CN100462920C (zh) | 为优化的程序生成展开信息 | |
| JP2005018777A5 (enExample) | ||
| AU2001261386A1 (en) | Migrating processes using data representation language representations of the processes in a distributed computing environment | |
| EP0651327A3 (en) | Recompilation of computer programs for enhanced optimization | |
| EP1116105A1 (en) | Text object compilation method and system | |
| Sneed et al. | Migrating AS400-COBOL to Java: a report from the field | |
| Foster | Automatic generation of self-scheduling programs | |
| EP1202171A3 (en) | Compile method and program recording medium | |
| Pizka | Design and implementation of the GNU INSEL-compiler gic | |
| Bal et al. | Language-and machine-independent global optimization on intermediate code | |
| Xu et al. | Semi-automatic composition of data layout transformations for loop vectorization | |
| Cabral et al. | Rail: code instrumentation for. net | |
| JPH09218789A (ja) | 分割コンパイル方式 | |
| Barnes | Compiling CSP | |
| Poletto | Language and compiler support for dyanmic code generation | |
| Herrero et al. | Automatic Benchmarking and Optimization of Codes: An Experience with Numerical Kernels. | |
| Cooper et al. | Type-Safe Linguistic Run-time Reflection A Practical Perspective |