JPH0898540A - Pwm inverter - Google Patents

Pwm inverter

Info

Publication number
JPH0898540A
JPH0898540A JP6225455A JP22545594A JPH0898540A JP H0898540 A JPH0898540 A JP H0898540A JP 6225455 A JP6225455 A JP 6225455A JP 22545594 A JP22545594 A JP 22545594A JP H0898540 A JPH0898540 A JP H0898540A
Authority
JP
Japan
Prior art keywords
carrier
pwm
inverter
frequency
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6225455A
Other languages
Japanese (ja)
Inventor
Masaaki Oshima
正明 大島
Akifumi Ichihara
昌文 市原
Yasuo Kataoka
康夫 片岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Tokyo Electric Power Company Holdings Inc
Original Assignee
Meidensha Corp
Tokyo Electric Power Co Inc
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Tokyo Electric Power Co Inc, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP6225455A priority Critical patent/JPH0898540A/en
Publication of JPH0898540A publication Critical patent/JPH0898540A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To simplify an output filter which reduces harmonic components. CONSTITUTION: In a PWM waveform generation circuit for a neutral-point clamp PWM inverter, carriers generated from two carrier-wave generators 4A, 4B and sine waves generated from a sine-wave generator 5 are level- compared by respective comparators 6A, 6B, outputs of both comparators are added by an addition circuit 6C, their phase is returned by a sign-inverting circuit 6D, and a PWM waveform which comprises a high level H, a low level L and a zero level 0 is generated. By this constitution, the carriers by both carrier-wave generators are changed into sawtooth waves. Thereby, a constitution in which the spectrum distribution of harmonic components contained in an inverter output concentrate near a frequency which is integral multiples of a carrier frequency and in which a specific frequency acts intensively on a specific frequency in an output filter to reduce the harmonic component, i.e., a filter constitution, is made simple, and the harmonic component is suppressed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、中性点クランプ形のP
WMインバータに係り、特に高調波成分を低減するため
のPWM波形生成方式に関する。
BACKGROUND OF THE INVENTION The present invention relates to a neutral point clamp type P
The present invention relates to a WM inverter, and more particularly to a PWM waveform generation method for reducing harmonic components.

【0002】[0002]

【従来の技術】インバータは、例えば、図2に示すよう
に、直流電源1の直流電力をインバータ主回路2のスイ
ッチングモードの制御によって周波数・電圧(又は電
流)を制御した交流電力に変換し、誘導電動機等の負荷
3に供給する。
2. Description of the Related Art Inverters convert DC power from a DC power supply 1 into AC power whose frequency / voltage (or current) is controlled by controlling a switching mode of an inverter main circuit 2, as shown in FIG. The load 3 such as an induction motor is supplied.

【0003】PWMインバータでは、主回路2の各相ス
イッチをPWM波形にしたがって制御する。このための
PWM波形は、搬送波発生器4からのキャリア信号と、
正弦波発生器5において周波数fと電圧Vを制御して発
生する正弦波とのレベル比較をPWM波形発生部6にお
いて行うことにより生成する。このPWM波形は、ゲー
ト回路7によってインバータ主回路2の各スイッチに必
要なゲート信号として分配する。8はインバータ出力か
ら高調波を取り除くためのフィルタである。
In the PWM inverter, each phase switch of the main circuit 2 is controlled according to the PWM waveform. The PWM waveform for this is the carrier signal from the carrier wave generator 4,
The sine wave generator 5 controls the frequency f and the voltage V to generate a sine wave, and the PWM waveform generator 6 performs a level comparison. This PWM waveform is distributed by the gate circuit 7 as a gate signal required for each switch of the inverter main circuit 2. Reference numeral 8 is a filter for removing harmonics from the output of the inverter.

【0004】ここで、PWM波形生成には、一般には、
図3に示すように、二等辺三角形のキャリアと正弦波と
をレベル比較することによりPWM波形を生成する。
Here, in order to generate a PWM waveform, generally,
As shown in FIG. 3, a PWM waveform is generated by level-comparing a carrier of an isosceles triangle and a sine wave.

【0005】中性点クランプ形PWMインバータでは、
図4に示すように、零レベルを基準とする2つの二等辺
三角形のキャリアと正弦波とをレベル比較し、正弦波が
両方のキャリアよりも高い期間にハイレベルHを得、正
弦波が両方のキャリアよりも低い期間にローレベルLを
得、正弦波が両方のキャリアの間になる期間に0レベル
を得る。
In the neutral point clamp type PWM inverter,
As shown in FIG. 4, the levels of two isosceles triangle carriers with a zero level as a reference are compared with a sine wave, and a high level H is obtained when the sine wave is higher than both carriers, and both sine waves are obtained. The low level L is obtained in the period lower than the carrier and the 0 level is obtained in the period in which the sine wave is between both carriers.

【0006】なお、PWMには、キャリアを二等辺三角
形とするダブルエッジ変調の他に、のこぎり波とするシ
ングルエッジ変調がある。このシングルエッジ変調で
は、ダブルエッジ変調に比べて回路構成等を簡略化でき
るが、高調波含有率が高くなる。例えば、変調率1では
ダブルエッジ変調の歪み率が33.8%、シングルエッ
ジ変調の歪み率が43%になる。
[0006] In addition to PWM, there is single edge modulation in which a carrier is a sawtooth wave, in addition to double edge modulation in which a carrier is an isosceles triangle. This single-edge modulation can simplify the circuit configuration and the like as compared with the double-edge modulation, but has a higher harmonic content rate. For example, when the modulation rate is 1, the distortion rate of double edge modulation is 33.8% and the distortion rate of single edge modulation is 43%.

【0007】[0007]

【発明が解決しようとする課題】従来のダブルエッジ変
調による中性点クランプ形PWMインバータにおいて、
その出力電圧スペクトルは、図5に示すように、主にキ
ャリア周波数の整数倍周波数を中心に、高周波側及び低
周波側にほぼ均等に分布する。
In the conventional neutral point clamp type PWM inverter by double edge modulation,
As shown in FIG. 5, the output voltage spectrum is distributed substantially evenly on the high-frequency side and the low-frequency side, centering on an integral multiple frequency of the carrier frequency.

【0008】このため、無視できない大きさの高調波が
存在する周波数範囲がかなり広くなり、それらを全て取
り除くためには帯域を広くした複雑な回路構成のフィル
タ8が必要となるか、又は多数のフィルタを並列的に設
けたフィルタ8が必要となる。
For this reason, the frequency range in which harmonics of a non-negligible magnitude exist is considerably widened, and in order to remove all of them, a filter 8 having a complicated circuit configuration with a wide band is required, or a large number of them are required. A filter 8 provided with filters in parallel is required.

【0009】本発明の目的は、高調波成分を低減する出
力フィルタを簡単化する中性点クランプ形PWMインバ
ータを提供することにある。
It is an object of the present invention to provide a neutral point clamp type PWM inverter which simplifies an output filter for reducing harmonic components.

【0010】[0010]

【課題を解決するための手段】本発明は、前記課題の解
決を図るため、2つのキャリアと正弦波とのレベル比較
によりPWM波形を生成するPWM波形生成手段を備え
た中性点クランプ形PWMインバータにおいて、前記キ
ャリアはのこぎり波の波形としたことを特徴とする。
In order to solve the above-mentioned problems, the present invention provides a neutral point clamp type PWM provided with a PWM waveform generating means for generating a PWM waveform by comparing the levels of two carriers and a sine wave. In the inverter, the carrier has a sawtooth waveform.

【0011】[0011]

【作用】キャリア波形をのこぎり波とした中性点クラン
プ形PWMインバータについて、その出力電圧のスペク
トルは、本願発明者によるシミュレーションでは図6に
示すものを得ることができた。
With respect to the neutral point clamp type PWM inverter in which the carrier waveform is a sawtooth wave, the spectrum of the output voltage can be obtained as shown in FIG. 6 in the simulation by the inventor of the present application.

【0012】このスペクトルは、キャリア周波数の整数
倍の周波数を中心に分布する点はダブルエッジ変調の場
合と同様であるが、その分布はのこぎり波の方が集中し
ていることを見いだした。
This spectrum is similar to the case of the double edge modulation in that it is centered on a frequency that is an integral multiple of the carrier frequency, but it was found that the sawtooth wave is more concentrated in that distribution.

【0013】なお、キャリア波形として三角波の立ち上
がりと立ち下がりの傾斜を1対2とする場合のシミュレ
ーションでは、図7にスペクトルを示すように、二等辺
三角形のキャリアのスペクトル分布に近いものになり、
スペクトル分布の広がりが集中しないことを確認した。
In the simulation in which the rising and falling slopes of the triangular wave are set to 1: 2 as the carrier waveform, the spectrum is close to the isosceles triangular carrier spectrum distribution as shown in the spectrum of FIG.
It was confirmed that the spread of the spectral distribution was not concentrated.

【0014】また、通常のPWMインバータでは、キャ
リアをのこぎり波にするも高調波成分のスペクトル分布
はあまり変化しない。
Further, in a normal PWM inverter, even if a carrier is a sawtooth wave, the spectrum distribution of the harmonic component does not change so much.

【0015】そこで、本発明は、中性点クランプ形PW
Mインバータのキャリアをのこぎり波とすることによ
り、インバータ出力に含まれる高調波成分のスペクトル
分布をキャリア周波数の整数倍の周波数近辺に集中させ
る。
Therefore, the present invention provides a neutral point clamp type PW.
By making the carrier of the M inverter a sawtooth wave, the spectral distribution of the harmonic components contained in the output of the inverter is concentrated near the frequency that is an integral multiple of the carrier frequency.

【0016】これにより、高調波成分を低減するための
インバータ出力フィルタには特定の周波数に集中的に作
用する構成、すなわちフィルタ構成を簡単にして高調波
成分を抑制する。
As a result, the inverter output filter for reducing the harmonic component is concentrated on a specific frequency, that is, the filter structure is simplified to suppress the harmonic component.

【0017】[0017]

【実施例】図1は、本発明の一実施例を示すPWM波形
生成回路図であり、図2の要素4〜6の部分を示す。
1 is a PWM waveform generation circuit diagram showing an embodiment of the present invention, showing elements 4 to 6 in FIG.

【0018】正弦波発生器5は、周波数fと電圧Vが制
御された正弦波を発生する。第1の搬送波発生器4A
は、零レベルを基準として正極性側にのこぎり波の波形
となるキャリア信号を発生する。
The sine wave generator 5 generates a sine wave whose frequency f and voltage V are controlled. First carrier generator 4A
Generates a carrier signal having a sawtooth waveform on the positive side with reference to the zero level.

【0019】第2の搬送波発生器4Bは、零レベルを基
準として負極性側にのこぎり波の波形となるキャリア信
号を発生する。
The second carrier generator 4B generates a carrier signal having a sawtooth waveform on the negative side with reference to the zero level.

【0020】PWM波形生成回路は、コンパレータ6A
と6Bと加算回路6C及び符号反転回路6Dで構成され
る。第1のコンパレータ6Aは、第1の搬送波発生器4
Aからのキャリアと正弦波発生器5からの正弦波とをレ
ベル比較し、正弦波のレベルがキャリアのレベルよりも
高いときにハイレベルHを得る。
The PWM waveform generation circuit includes a comparator 6A
And 6B, an adding circuit 6C and a sign inverting circuit 6D. The first comparator 6A includes a first carrier generator 4
The carrier from A and the sine wave from the sine wave generator 5 are compared in level, and a high level H is obtained when the level of the sine wave is higher than the level of the carrier.

【0021】同様に、第2のコンパレータ6Bは、第2
の搬送波発生器4Bからのキャリアと正弦波発生器5か
らの正弦波とをレベル比較し、正弦波のレベルがキャリ
アのレベルよりも低いときにローレベルLを得る。
Similarly, the second comparator 6B has a second
The carrier from the carrier wave generator 4B and the sine wave from the sine wave generator 5 are compared in level, and a low level L is obtained when the sine wave level is lower than the carrier level.

【0022】加算回路6Cは、演算増幅器OAと演算抵
抗で加算器に構成され、両コンパレータ6A、6Bから
の出力を零レベルでスライスするダイオード6D1,6
2を介して入力信号とし、両信号の加算によりハイレ
ベルHとローレベルL及び零レベルを持つPWM波形を
得る。
The adder circuit 6C is composed of an operational amplifier OA and an operational resistance as an adder, and diodes 6D 1 and 6 that slice the outputs from both comparators 6A and 6B at zero level.
A PWM waveform having a high level H, a low level L, and a zero level is obtained by adding both signals as an input signal via D 2 .

【0023】符号反転回路6Dは、演算増幅器OAと演
算抵抗で極性反転回路に構成され、加算回路6Cからの
出力の位相を反転させた出力を得る。
The sign inverting circuit 6D is composed of an operational amplifier OA and an operational resistor as a polarity inverting circuit, and obtains an output obtained by inverting the phase of the output from the adding circuit 6C.

【0024】本実施例において、搬送波発生器4A、4
Bのキャリア周波数は、インバータが可変周波数・可変
電圧に制御されるものでは正弦波発生器5の出力周波数
に応じて切換・制御される。
In this embodiment, carrier wave generators 4A, 4A
The carrier frequency of B is switched and controlled according to the output frequency of the sine wave generator 5 in the case where the inverter is controlled to a variable frequency and a variable voltage.

【0025】また、実施例では、アナログ回路構成を示
すが、搬送波発生器4A、4B及び正弦波発生器5をデ
ィジタル処理で発生する構成、さらにコンパレータ6
A、6Bと加算回路6C及び符号反転回路6Dをディジ
タル演算回路とする構成にして同等の作用効果を得るこ
とができる。
In the embodiment, an analog circuit configuration is shown. The carrier wave generators 4A, 4B and the sine wave generator 5 are generated by digital processing, and the comparator 6 is also used.
A similar operation and effect can be obtained by using A, 6B, the adder circuit 6C, and the sign inversion circuit 6D as a digital operation circuit.

【0026】[0026]

【発明の効果】以上のとおり、本発明によれば、2つの
キャリアと正弦波とのレベル比較によりPWM波形を生
成するPWM波形生成手段を備えた中性点クランプ形P
WMインバータにおいて、キャリアはのこぎり波の波形
としたため、インバータ出力に含まれる高調波成分のス
ペクトル分布をキャリア周波数の整数倍の周波数近辺に
集中させることができ、フィルタ構成を簡単にして高調
波成分を抑制できる。
As described above, according to the present invention, the neutral point clamp type P having the PWM waveform generating means for generating the PWM waveform by comparing the levels of the two carriers and the sine wave is provided.
In the WM inverter, since the carrier has a sawtooth waveform, it is possible to concentrate the spectral distribution of the harmonic component included in the inverter output near the frequency that is an integral multiple of the carrier frequency, simplifying the filter configuration and reducing the harmonic component. Can be suppressed.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示すPWM波形生成回路
図。
FIG. 1 is a PWM waveform generation circuit diagram showing an embodiment of the present invention.

【図2】PWMインバータの例。FIG. 2 is an example of a PWM inverter.

【図3】PWM波形生成のための一般の三角波比較方
式。
FIG. 3 is a general triangular wave comparison method for generating a PWM waveform.

【図4】中性点クランプ形PWMインバータの三角波比
較方式。
FIG. 4 is a triangular wave comparison method of a neutral point clamp type PWM inverter.

【図5】二等辺三角波比較PWMの場合の高調波分布。FIG. 5 is a harmonic distribution in the case of isosceles triangular wave comparison PWM.

【図6】鋸波比較PWMの場合の高調波分布。FIG. 6 is a harmonic distribution in the case of sawtooth wave comparison PWM.

【図7】1対2の傾斜をもつ三角波比較PWMの場合の
高調波分布。
FIG. 7 is a harmonic distribution in the case of triangular wave comparison PWM having a slope of 1: 2.

【符号の説明】[Explanation of symbols]

2…インバータ主回路 4、4A、4B…搬送波発生器 5…正弦波発生器 6…PWM波形生成回路 7…ゲート回路 8…出力フィルタ 6A、6B…コンパレータ 6C…加算回路 6D…符号反転回路 2 ... Inverter main circuit 4, 4A, 4B ... Carrier wave generator 5 ... Sine wave generator 6 ... PWM waveform generation circuit 7 ... Gate circuit 8 ... Output filter 6A, 6B ... Comparator 6C ... Addition circuit 6D ... Sign inversion circuit

フロントページの続き (72)発明者 片岡 康夫 東京都品川区大崎2丁目1番17号 株式会 社明電舎内Front page continuation (72) Inventor Yasuo Kataoka 2-1-1-17 Osaki, Shinagawa-ku, Tokyo Stock Company Shameidensha

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 2つのキャリアと正弦波とのレベル比較
によりPWM波形を生成するPWM波形生成手段を備え
た中性点クランプ形PWMインバータにおいて、前記キ
ャリアはのこぎり波の波形としたことを特徴とするPW
Mインバータ。
1. A neutral point clamp type PWM inverter having PWM waveform generating means for generating a PWM waveform by comparing the levels of two carriers and a sine wave, wherein the carrier is a sawtooth waveform. PW
M inverter.
JP6225455A 1994-09-21 1994-09-21 Pwm inverter Pending JPH0898540A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6225455A JPH0898540A (en) 1994-09-21 1994-09-21 Pwm inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6225455A JPH0898540A (en) 1994-09-21 1994-09-21 Pwm inverter

Publications (1)

Publication Number Publication Date
JPH0898540A true JPH0898540A (en) 1996-04-12

Family

ID=16829621

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6225455A Pending JPH0898540A (en) 1994-09-21 1994-09-21 Pwm inverter

Country Status (1)

Country Link
JP (1) JPH0898540A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100439434B1 (en) * 2001-11-01 2004-07-09 주식회사 오딘오디오 Circuit for Digital Power Supply
KR100725985B1 (en) * 2006-06-02 2007-06-08 삼성전자주식회사 High-linearity modulation system and modulation method
JP2007306788A (en) * 2006-05-09 2007-11-22 Schneider Electric Industries Sas Device and method for controlling converter, and electric power converter equipped with the device
CN103246305A (en) * 2012-03-21 2013-08-14 上海拜安传感技术有限公司 Circuit structure for continuously generating positive and negative voltage and current on basis of feedback control
WO2017010142A1 (en) * 2015-07-14 2017-01-19 三菱電機株式会社 Power conversion device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100439434B1 (en) * 2001-11-01 2004-07-09 주식회사 오딘오디오 Circuit for Digital Power Supply
JP2007306788A (en) * 2006-05-09 2007-11-22 Schneider Electric Industries Sas Device and method for controlling converter, and electric power converter equipped with the device
KR100725985B1 (en) * 2006-06-02 2007-06-08 삼성전자주식회사 High-linearity modulation system and modulation method
CN103246305A (en) * 2012-03-21 2013-08-14 上海拜安传感技术有限公司 Circuit structure for continuously generating positive and negative voltage and current on basis of feedback control
WO2017010142A1 (en) * 2015-07-14 2017-01-19 三菱電機株式会社 Power conversion device
JP6180696B2 (en) * 2015-07-14 2017-08-16 三菱電機株式会社 Power converter
JPWO2017010142A1 (en) * 2015-07-14 2017-08-17 三菱電機株式会社 Power converter
CN107710585A (en) * 2015-07-14 2018-02-16 三菱电机株式会社 Power-converting device
CN107710585B (en) * 2015-07-14 2019-08-13 三菱电机株式会社 Power-converting device

Similar Documents

Publication Publication Date Title
Palanivel et al. Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques
US6023417A (en) Generalized discontinuous pulse width modulator
US5610806A (en) Pulse width modulation method for driving three phase power inverter/converter switches with balanced discontinuous phase commands
JPS60156270A (en) Drive controller of power converter
Thakre et al. Comparative analysis of THD for symmetrical and asymmetrical 17 level cascaded H-bridge inverter using carrier based PWM techniques
Naik et al. A two-phase five-level converter with least number of power switches requiring only a single DC source
Thorborg Staircase PWM an uncomplicated and efficient modulation technique for ac motor drives
JPH0898540A (en) Pwm inverter
JP2005237194A (en) Control unit for electric vehicle
JPH06169572A (en) Method and device for controlling parallel multiple inverter
JPH0799782A (en) Flat-topped waveform generator and pulse-width modulator using it
Baranwal et al. A modified four-step commutation to suppress common-mode voltage during commutations in open-end winding matrix converter drives
JP2718058B2 (en) PWM control method for three-phase voltage source inverter
Kumar et al. Comparison of CHB Multi level inverters using Level shifted Modulation techniques with closed loop PI control
JPS611294A (en) Controller of inverter
Patil et al. FPGA implementation of SVPWM control technique for three phase induction motor drive using fixed point realization
Soomro et al. Comparative analysis of modular multilevel converter with cascaded H bridge inverter using five, seven and nine levels
JPS6127991B2 (en)
Yaakub et al. Simulation of three-phase cascaded H-bridge Multilevel Inverter with THIPWM
Nallamekala Harmonic cancellation technique of four pole induction motor drive by using phase shifted carrier space vector PWM technique
JP4277360B2 (en) 3-level inverter controller
JPH09163754A (en) Controller of series multiplex inverter
JPH02202368A (en) Control method for pwm inverter
Khan et al. FPGA based adaptive delta modulated direct matrix converter
Sae-Sue et al. Design and analysis of delta modulated PWM inverter with regulated output voltage for 1-/spl phi/induction motor drives