JPH087536B2 - CRT brightness unevenness correction circuit - Google Patents

CRT brightness unevenness correction circuit

Info

Publication number
JPH087536B2
JPH087536B2 JP4979688A JP4979688A JPH087536B2 JP H087536 B2 JPH087536 B2 JP H087536B2 JP 4979688 A JP4979688 A JP 4979688A JP 4979688 A JP4979688 A JP 4979688A JP H087536 B2 JPH087536 B2 JP H087536B2
Authority
JP
Japan
Prior art keywords
voltage
crt
circuit
screen
brightness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP4979688A
Other languages
Japanese (ja)
Other versions
JPH01131597A (en
Inventor
千春 荒井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anritsu Corp
Original Assignee
Anritsu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anritsu Corp filed Critical Anritsu Corp
Priority to JP4979688A priority Critical patent/JPH087536B2/en
Priority to US07/237,908 priority patent/US4916365A/en
Publication of JPH01131597A publication Critical patent/JPH01131597A/en
Publication of JPH087536B2 publication Critical patent/JPH087536B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Details Of Television Scanning (AREA)
  • Television Receiver Circuits (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、コンピュータの端末用等の比較的解像度
が高く、画質の良好さが要求されるCRTにおいて、その
周辺部が中心部と比較して輝度が下がり、画面の輝度が
むらとなることを補正して、全画面においてほぼ均一な
輝度を得ることができるCRTの輝度むら補正回路に関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention relates to a CRT for computer terminals and the like, which has a relatively high resolution and requires good image quality, and its peripheral portion is compared with the central portion. The present invention relates to a brightness unevenness correction circuit for a CRT, which can correct uneven brightness of a screen and thereby obtain a uniform brightness on the entire screen.

〔従来の技術〕[Conventional technology]

現在、一般的に使用されているCRTはカラー,モノク
ロ共にほとんどカソード変調型と呼ばれる電子銃構造と
なっている。カソード変調型CRTの輝度は、カソード,
第1グリッド間の電圧によりほぼ決まるため、カソード
にビデオ信号を印加し、第1グリッドには直流電圧を印
加し、通常は第1グリッドの直流電圧を変化させてブラ
イトネス(輝度)の調整を行っている。
Currently, CRTs that are generally used have an electron gun structure called a cathode modulation type for both color and monochrome. The brightness of the cathode modulation type CRT is
Since it is almost determined by the voltage between the first grids, a video signal is applied to the cathode, a DC voltage is applied to the first grid, and normally, the DC voltage of the first grid is changed to adjust the brightness. ing.

しかし、通常はCRTの構造上、画面中央部で輝度が高
く、周辺部で輝度が低くなっている。
However, normally, due to the structure of the CRT, the brightness is high in the central part of the screen and low in the peripheral parts.

近年、コンピュータの端末用ディスプレイ等では表示
ドット数が多くなるとともに、マルチウィンドウ等を使
用する場合が多くなりつつあるが、CRTに輝度むらがあ
るとウィンドウを出画する位置により輝度が変化してし
まい、非常に画面が見にくくなる。
In recent years, the number of display dots has increased in computer terminal displays and the like, and the use of multi-windows is becoming more common.However, if the CRT has uneven brightness, the brightness changes depending on the position where the window is displayed. The screen becomes very difficult to see.

この問題を解決する方法としては、特開昭50−11073
号公報や、実開昭61−166668号公報に示されるように、
偏向周期のパラボラ波形の信号を発生し、この信号に応
じてCRT上の画像の輝度を画面の周辺部に行くにしたが
って高くする補正回路を設けて輝度むらを補正する方法
等があった。
A method for solving this problem is disclosed in Japanese Patent Laid-Open No. 50-11073.
As shown in Japanese Patent Publication No. 61-166668,
There has been a method of generating a signal having a parabolic waveform of a deflection cycle, and providing a correction circuit for increasing the brightness of an image on a CRT toward the peripheral portion of the screen according to this signal to correct the brightness unevenness.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

上記のような従来の輝度むら補正回路では、輝度むら
を補正するためのパラボラ波形の信号の周期が回路の時
定数によって設定されるため、最近開発されているよう
な、例えば15.75〜32kHz、48〜64kHzの範囲で使用周波
数を変化できるマルチスキャン方式のCRTに用いた場
合、その都度使用周波数に応じて時定数を設定しなけれ
ばならないという問題点があった。
In the conventional brightness unevenness correction circuit as described above, the period of the signal of the parabolic waveform for correcting the brightness unevenness is set by the time constant of the circuit, so that it has been recently developed, for example, 15.75 to 32 kHz, 48. When used in a multi-scan CRT that can change the operating frequency in the range of up to 64 kHz, there was a problem that the time constant had to be set according to the operating frequency each time.

また、積分回路によって信号を生成しているので、時
間的な遅れが生じ、ビームの画面位置とパラボラ波形の
電圧の位相が一致しないという問題点があった。
Moreover, since the signal is generated by the integrating circuit, there is a problem that a time delay occurs and the screen position of the beam and the phase of the voltage of the parabolic waveform do not match.

この発明は、かかる問題点を解決するためになされた
もので、マルチスキャン方式のCRTに用いることができ
るうえ、ビームの画面位置とパラボラ波形の電圧の位相
がずれることのないCRTの輝度むら補正回路を得ること
を目的とする。
The present invention has been made to solve such a problem, and can be used for a multi-scan CRT, and it also corrects the luminance unevenness of the CRT in which the screen position of the beam and the phase of the voltage of the parabolic waveform do not shift. Aim to get the circuit.

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係るCRTの輝度むら補正回路は、水平偏向
コイルに供給される電流をもとにし、水平偏向に同期し
て画面の周辺部に行くほど電圧が高くなるパラボラ波形
の電圧を発生させる第1の電圧発生回路と、垂直偏向コ
イルに供給される電流をもとにし、垂直偏向に同期して
画面の周辺部に行くほど電圧が高くなるパラボラ波形の
電圧を発生させる第2の電圧発生回路と、第1および第
2の電圧発生回路から出力されるパラボラ波形の電圧を
加算して第1グリッドに供給する加算回路とを備えたも
のである。
A luminance unevenness correction circuit for a CRT according to the present invention generates a voltage of a parabolic waveform in which the voltage increases toward the peripheral portion of the screen in synchronization with horizontal deflection based on the current supplied to the horizontal deflection coil. A second voltage generating circuit for generating a voltage of a parabolic waveform in which the voltage increases toward the peripheral portion of the screen in synchronization with the vertical deflection based on the voltage generating circuit of No. 1 and the current supplied to the vertical deflection coil. And an adder circuit for adding the voltages of the parabolic waveforms output from the first and second voltage generating circuits and supplying the added voltage to the first grid.

〔作用〕[Action]

この発明においては、水平偏向コイルおよび垂直偏向
コイルに供給される電流をもとにして、第1および第2
の電圧発生回路で発生されるパラボラ波形の電圧によっ
て輝度の補正が行われる。
According to the present invention, the first and the second are based on the current supplied to the horizontal deflection coil and the vertical deflection coil.
The luminance is corrected by the voltage of the parabolic waveform generated by the voltage generation circuit of.

〔実施例〕〔Example〕

通常、モノクロCRTの場合には、マグネット等を使用
して偏向ヨーク部分でピンクッション歪を補正する場合
が多いが、カラーCRTの場合には、左右のピンクッショ
ン歪を回路的に補正しており、一般的には垂直偏向に同
期したパラボラ波形を生成し、水平偏向に変調をかける
方式がとられている。
Normally, in the case of a monochrome CRT, pincushion distortion is often corrected at the deflection yoke using a magnet etc., but in the case of a color CRT, the left and right pincushion distortion is corrected in a circuit. Generally, a method is adopted in which a parabolic waveform synchronized with vertical deflection is generated and horizontal deflection is modulated.

この発明では、カラーCRT用のピンクッション歪補正
用の垂直パラボラ波形発生回路方式を応用して垂直のパ
ラボラ波形の電圧を発生させるとともに、水平のパラボ
ラ波形の電圧も同様の方式で発生させ、両波形をオペア
ンプ等のアナログ加算器により加算して、CRTの第1グ
リッドに水平,垂直のパラボラ変調のかかった直流バイ
アス電圧を印加することで、画面の中央部と周辺部の電
圧を変化させ、周辺部の輝度を上げるような補正を行っ
ている。
In the present invention, a vertical parabolic waveform generating circuit system for pincushion distortion correction for a color CRT is applied to generate a vertical parabolic waveform voltage, and a horizontal parabolic waveform voltage is also generated by the same system. By adding the waveforms with an analog adder such as an operational amplifier and applying a DC bias voltage with horizontal and vertical parabola modulation to the first grid of the CRT, the voltages at the center and peripheral parts of the screen are changed, The correction is performed to increase the brightness of the peripheral area.

以下、図面を参照しながらこの発明の一実施例を説明
する。
An embodiment of the present invention will be described below with reference to the drawings.

第1図はこの発明のCRTの輝度むら補正回路を一実施
例を示す構成図である。
FIG. 1 is a block diagram showing an embodiment of a luminance unevenness correction circuit of a CRT according to the present invention.

この図において、1,2は第1および第2の電圧発生回
路、3は加算回路、4はCRT、L1,L2はCRTの水平偏向コ
イルおよび垂直偏向コイル、C1は水平方向のリニアリテ
ィー補正用のS字補正コンデンサ、C2は垂直方向の出力
コンデンサ、AMP1は前記S字補正コンデンサC1の両端に
発生するパラボラ波形の電圧をピックアップする差動増
幅器、AMP2は前記出力コンデンサC2の両端に発生するパ
ラボラ波形の電圧をピックアップする差動増幅器、VR1
は画面の中央と左右方向の輝度むら補正量調整用可変抵
抗器、VR2は画面の中央と上下方向の輝度むら補正量調
整用可変抵抗器、AMP3は水平,垂直両方向のパラボラ波
形の電圧の加算用および第1グリッドG1駆動用差動増幅
器、E1は第1グリッドG1の直流バイアス用基準電圧源、
VR3は前記CRT4の輝度調整用可変抵抗器である。
In this figure, 1 and 2 are first and second voltage generation circuits, 3 is an adder circuit, 4 is a CRT, L1 and L2 are CRT horizontal deflection coils and vertical deflection coils, and C1 is a horizontal linearity correction circuit. S-shaped correction capacitor, C2 is a vertical output capacitor, AMP1 is a differential amplifier that picks up a parabolic waveform voltage generated at both ends of the S-shaped correction capacitor C1, and AMP2 is a parabolic waveform generated at both ends of the output capacitor C2. Amplifier, VR1 that picks up the voltage of
Is a variable resistor for adjusting the brightness unevenness correction amount in the center and left / right direction of the screen, VR2 is a variable resistor for adjusting the brightness unevenness correction amount in the center of the screen and up / down direction, and AMP3 is the sum of the voltage of the parabolic waveform in both horizontal and vertical directions Differential amplifier for driving the first grid G1, E1 is a reference voltage source for DC bias of the first grid G1,
VR3 is a variable resistor for brightness adjustment of the CRT4.

この実施例では、差動増幅器AMP1およびAMP2をそれぞ
れ第2図および第3図に示すように構成している。すな
わち、反転増幅器の入力端を一方の入力端とし、この反
転増幅器の出力端を他方の入力端とするとともに、抵抗
器R10,R20の抵抗値と抵抗器R30,R40,R50の抵抗値との比
を適当に設定している。これにより、入力端間に加わる
200〜300Vの電圧は、15v程度に変換されたのち、反転さ
れることになる。
In this embodiment, the differential amplifiers AMP1 and AMP2 are constructed as shown in FIGS. 2 and 3, respectively. That is, the input end of the inverting amplifier is one input end, the output end of this inverting amplifier is the other input end, and the resistance values of the resistors R10, R20 and the resistance values of the resistors R30, R40, R50. The ratio is set appropriately. This adds between the input ends
The voltage of 200-300V will be inverted after being converted to about 15v.

また、差動増幅器AMP3は第4図に示すように構成して
いる。
The differential amplifier AMP3 is constructed as shown in FIG.

すなわち、この発明では、水平偏向コイルL1および垂
直偏向コイルL2に供給される電流を元に、第1および第
2の電圧発生回路1,2で水平偏向および垂直偏向に同期
して画面の周辺部に行くほど電圧が高くなるパラボラ波
形の電圧を発生させ、これらの電圧を加算回路3で加算
したのち、第1グリッドG1に供給して輝度の補正を行っ
ているので、マルチスキャン方式のCRTに用いた場合で
も使用周波数に応じて時定数を設定しなおす必要がなく
なるうえ、ビームの画面位置とパラボラ波形の電圧の位
相のずれもなくなる。
That is, according to the present invention, based on the current supplied to the horizontal deflection coil L1 and the vertical deflection coil L2, the peripheral portions of the screen are synchronized with the horizontal deflection and the vertical deflection by the first and second voltage generation circuits 1 and 2. The voltage of the parabolic waveform that becomes higher as the voltage goes to is generated, and these voltages are added by the adder circuit 3 and then supplied to the first grid G1 to correct the brightness. Even if it is used, it is not necessary to reset the time constant according to the used frequency, and the phase difference between the screen position of the beam and the voltage of the parabolic waveform is also eliminated.

〔発明の効果〕〔The invention's effect〕

この発明は以上説明したとおり、水平偏向コイルに供
給される電流をもとにし、水平偏向に同期して画面の周
辺部に行くほど電圧が高くなるパラボラ波形の電圧を発
生させる第1の電圧発生回路と、垂直偏向コイルに供給
される電流をもとにし、垂直偏向に同期して画面の周辺
部に行くほど電圧が高くなるパラボラ波形の電圧を発生
させる第2の電圧発生回路と、第1および第2の電圧発
生回路から出力されるパラボラ波形の電圧を加算して第
1グリッドに供給する加算回路とを備えたので、マルチ
スキャン方式のCRTに用いた場合でも使用周波数に応じ
て時定数を設定しなおす必要がなくなるうえ、ビームの
画面位置とパラボラ波形の電圧の位相のずれもなくCRT
の輝度むらを補正でき、全画面において輝度を均一にで
きるという効果があり、特にFS管CRTにおいてその効果
は大きい。
As described above, according to the present invention, based on the current supplied to the horizontal deflection coil, the first voltage generation for generating the voltage of the parabolic waveform in which the voltage increases toward the peripheral portion of the screen in synchronization with the horizontal deflection. A second voltage generating circuit that generates a voltage of a parabolic waveform that increases in voltage toward a peripheral portion of the screen in synchronization with the vertical deflection, based on a current supplied to the circuit and the vertical deflection coil; And an adder circuit for adding the voltages of the parabolic waveforms output from the second voltage generating circuit and supplying the same to the first grid. There is no need to reset the CRT, and there is no phase shift between the beam screen position and the parabola waveform voltage.
Has the effect of being able to correct the brightness unevenness of the screen and making the brightness uniform on the entire screen, and this effect is particularly great in the FS tube CRT.

【図面の簡単な説明】[Brief description of drawings]

第1図はこの発明のCRTの輝度むら補正回路の一実施例
を示す構成図、第2図,第3図,第4図は差動増幅器の
構成を示す図である。 図中、1,2は第1および第2の電圧発生回路、3は加算
回路、L1およびL2は水平偏向コイルおよび垂直偏向コイ
ルである。
FIG. 1 is a block diagram showing an embodiment of a luminance nonuniformity correction circuit for a CRT according to the present invention, and FIGS. 2, 3, and 4 are diagrams showing the configuration of a differential amplifier. In the figure, 1 and 2 are first and second voltage generating circuits, 3 is an adding circuit, and L1 and L2 are horizontal deflection coils and vertical deflection coils.

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 庁内整理番号 FI 技術表示箇所 H04N 5/57 ─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 6 Identification code Internal reference number FI Technical indication H04N 5/57

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】少なくとも輝度を制御する第1グリッドを
有するCRTの輝度むら補正回路であって、水平偏向コイ
ルに供給される電流をもとにし、水平偏向に同期して画
面の周辺部に行くほど電圧が高くなるパラボラ波形の電
圧を発生させる第1の電圧発生回路(1)と、垂直偏向
コイルに供給される電流をもとにし、垂直偏向に同期し
て画面の周辺部に行くほど電圧が高くなるパラボラ波形
の電圧を発生させる第2の電圧発生回路(2)と、前記
第1および第2の電圧発生回路から出力されるパラボラ
波形の電圧を加算して前記第1グリッドに供給する加算
回路(3)とを備えたことを特徴とするCRTの輝度むら
補正回路。
1. A brightness unevenness correction circuit for a CRT having at least a first grid for controlling brightness, wherein a circuit for going to a peripheral portion of a screen is synchronized with horizontal deflection based on a current supplied to a horizontal deflection coil. Based on the current supplied to the first voltage generating circuit (1) that generates a parabolic waveform voltage that becomes higher and the vertical deflection coil, the voltage is increased toward the peripheral portion of the screen in synchronization with the vertical deflection. And a second voltage generating circuit (2) for generating a voltage of a parabolic waveform with a high parabolic waveform, and the voltages of the parabolic waveforms output from the first and second voltage generating circuits are added and supplied to the first grid. A brightness unevenness correction circuit for a CRT, which is provided with an adder circuit (3).
JP4979688A 1987-08-31 1988-03-04 CRT brightness unevenness correction circuit Expired - Lifetime JPH087536B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP4979688A JPH087536B2 (en) 1987-08-31 1988-03-04 CRT brightness unevenness correction circuit
US07/237,908 US4916365A (en) 1987-08-31 1988-08-29 Color CRT displaying correction circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP21542187 1987-08-31
JP62-215421 1987-08-31
JP4979688A JPH087536B2 (en) 1987-08-31 1988-03-04 CRT brightness unevenness correction circuit

Publications (2)

Publication Number Publication Date
JPH01131597A JPH01131597A (en) 1989-05-24
JPH087536B2 true JPH087536B2 (en) 1996-01-29

Family

ID=26390250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4979688A Expired - Lifetime JPH087536B2 (en) 1987-08-31 1988-03-04 CRT brightness unevenness correction circuit

Country Status (1)

Country Link
JP (1) JPH087536B2 (en)

Also Published As

Publication number Publication date
JPH01131597A (en) 1989-05-24

Similar Documents

Publication Publication Date Title
US4916365A (en) Color CRT displaying correction circuit
US5519447A (en) Wide aspect television receiver including a correcting waveform signal generator
US5444338A (en) Left and right raster correction
US4766354A (en) Independent top/bottom pincushion correction
US5473391A (en) Convergence displacement correcting device for projection-type image display apparatus and method thereof
US6094018A (en) Method and apparatus for providing moire effect correction based on displayed image resolution
JPH087536B2 (en) CRT brightness unevenness correction circuit
JP2591779B2 (en) CRT image quality correction circuit
US6225762B1 (en) Method and apparatus for providing moiré effect correction on a multi-scan display monitor
KR100448613B1 (en) Distortion correction circuit and display device
JP2591778B2 (en) Image quality correction circuit for CRT
KR100425806B1 (en) Differential error convergence correction
EP0682442B1 (en) Raster distortion correction circuit
US6072540A (en) Brightness control apparatus for video display appliance
US5526059A (en) White balance correction circuit of a color image receiving tube
JP3574187B2 (en) Video display deflection device
JP3675357B2 (en) Registration adjustment apparatus and registration adjustment method
JP2907868B2 (en) Horizontal deflection distortion automatic correction display
JPH11196356A (en) Shading correction circuit
JP3237723B2 (en) Focus circuit
JPH087537B2 (en) Brightness unevenness correction circuit for CRT display device
JP2924615B2 (en) Display device
JPH04184385A (en) Crt display device
JPH09149284A (en) Asymmetric right/left distortion correcting circuit
JPH10117359A (en) Display