JPH08304269A - Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive - Google Patents

Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive

Info

Publication number
JPH08304269A
JPH08304269A JP10627695A JP10627695A JPH08304269A JP H08304269 A JPH08304269 A JP H08304269A JP 10627695 A JP10627695 A JP 10627695A JP 10627695 A JP10627695 A JP 10627695A JP H08304269 A JPH08304269 A JP H08304269A
Authority
JP
Japan
Prior art keywords
adhesive
semiconductor chip
load
jig
mounting substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10627695A
Other languages
Japanese (ja)
Inventor
Masahiro Ishibashi
正博 石橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP10627695A priority Critical patent/JPH08304269A/en
Publication of JPH08304269A publication Critical patent/JPH08304269A/en
Pending legal-status Critical Current

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

PURPOSE: To accurately forecast the rupture of an adhesive having a strong adhesive force in a product by measuring the strength of the adhesive and finding the rupture stress peculiar to the material of the adhesive by performing numerical analysis. CONSTITUTION: A load is applied to a semiconductor chip 5 by guiding a wedge- shaped loading section 1 with a guide section 8 and the rupture stress peculiar to an adhesive used in a product is found by performing numerical analysis by using the finite limit method. Then, the rupture of the adhesive is forecast on the rupture stress. Therefore, the rupture load of any adhesive having a strong adhesive force which cannot be measured by the conventional method can be measured. In addition, the rupture of any adhesive used in products can be forecast with accuracy on the rupture stress obtained as a result of the numerical analysis.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体チップと実装基
板とを接合する接着剤の強度を測定する治具及び有限要
素法による破断予測方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a jig for measuring the strength of an adhesive for joining a semiconductor chip and a mounting board and a fracture prediction method by the finite element method.

【0002】[0002]

【従来の技術】一般に材料の応力測定には、例えば特開
昭61−22221号公報に開示されているように、ス
トレインゲージを用いてひずみ量を計測するなどの方法
があった。しかしながら、このようにストレインゲージ
を貼る方法では、被計測部にストレインゲージが十分貼
れるだけの広く平らな面が必要である。
2. Description of the Related Art Generally, as a method for measuring the stress of a material, there has been a method of measuring the amount of strain using a strain gauge, as disclosed in JP-A-61-22211, for example. However, in such a method of sticking a strain gauge, it is necessary to have a wide and flat surface enough to stick the strain gauge to the measured portion.

【0003】そのため、半導体チップ接着剤の強度測定
には、従来から図7に示したように実装基板6を保持治
具7で固定し、基板6に接着剤4で接合された半導体チ
ップ5の上面に引張り治具10を接着剤11で接着し、
引張り治具10を上方に引張り、接着剤4の強度を測定
するというスタッドプルテストが行われていた。
Therefore, to measure the strength of the semiconductor chip adhesive, the mounting substrate 6 is fixed by a holding jig 7 as shown in FIG. 7 and the semiconductor chip 5 bonded to the substrate 6 with the adhesive 4 is conventionally used. Attach the pulling jig 10 to the upper surface with the adhesive 11,
A stud pull test has been performed in which the pulling jig 10 is pulled upward and the strength of the adhesive 4 is measured.

【0004】このスタッドプルテストは、チップ接着剤
4が破断する時の荷重をチップ接着剤4の面積で割った
破断平均応力3を、チップ接着剤4の破断応力と見なす
ものである。また、半導体製品の設計をする場合、数値
解析から得られた製品のチップ接着剤4の応力を、カタ
ログ値やスタッドプルテストから算出した破断平均応力
3と比較して、チップ接着剤4が破断するかどうかを予
測していた。
In the stud pull test, the breaking average stress 3 obtained by dividing the load when the chip adhesive 4 breaks by the area of the chip adhesive 4 is regarded as the breaking stress of the chip adhesive 4. Further, when designing a semiconductor product, the stress of the chip adhesive 4 of the product obtained from the numerical analysis is compared with the fracture stress 3 calculated from the catalog value or the stud pull test to break the chip adhesive 4. I was predicting whether or not to do it.

【0005】[0005]

【発明が解決しようとする課題】しかしながら従来のよ
うな方法では、半導体チップ5を引張り治具10に接合
する接着剤11の強度よりもチップ接着剤4の法が強か
った場合、先に接着剤11の方が破断してしまい、チッ
プ接着剤4の破断荷重を測定することができないという
問題点があった。
However, in the conventional method, when the chip adhesive 4 is stronger than the adhesive 11 for joining the semiconductor chip 5 to the pulling jig 10, the adhesive is first applied. There was a problem that 11 was broken and the breaking load of the chip adhesive 4 could not be measured.

【0006】さらに半導体製品の設計をする場合、数値
解析から得られる製品のチップ接着剤4の応力には通
常、応力分布があり、最大応力とカタログ値又はスタッ
ドプルテストから算出した破断平均応力3を比較して、
チップ接着剤4が破断するかどうかを予測するには、誤
差が大きすぎるという問題があった。
Further, when designing a semiconductor product, the stress of the chip adhesive 4 of the product obtained from the numerical analysis usually has a stress distribution, and the maximum stress and the average stress at break 3 calculated from the catalog value or the stud pull test. Compare
There was a problem that the error was too large to predict whether or not the chip adhesive 4 was broken.

【0007】本発明の目的は、スタッドプルテストで測
定できない高い接着力をもつ接着剤に対して、その破断
荷重を測定できる治具、及び数値解析を用いて材料固有
の破断応力を求めてチップ接着剤の破断を制度よく予測
する方法を提供することにある。
An object of the present invention is to obtain an adhesive having a high adhesive force which cannot be measured by a stud pull test, a jig capable of measuring the breaking load, and a fracture stress peculiar to a material by using numerical analysis to obtain a chip. An object of the present invention is to provide a method of accurately predicting the breakage of an adhesive.

【0008】[0008]

【課題を解決するための手段】前記目的を達成するた
め、本発明に係る半導体チップ接着剤の強度測定治具
は、保持部と、ガイド部と、荷重部とを有し、半導体チ
ップと実装基板とを接合する接着剤の接着強度を測定す
るための半導体チップ接着剤の強度測定治具であって、
保持部は、前記実装基板を測定すべき姿勢に保持するも
のであり、ガイド部は、荷重部を前記半導体チップと実
装基板との接着剤による接合部位に誘導するものであ
り、荷重部は、前記ガイド部に誘導され、外力を受けて
測定対象の接着剤をせん断変形破断させ、実装基板から
半導体チップを剥離するものである。
In order to achieve the above object, a strength measuring jig for a semiconductor chip adhesive according to the present invention has a holding portion, a guide portion, and a load portion, and is mounted on a semiconductor chip and a mounting portion. A jig for measuring the strength of a semiconductor chip adhesive for measuring the adhesive strength of an adhesive for joining a substrate,
The holding unit holds the mounting substrate in a posture to be measured, the guide unit guides the load unit to a joint portion of the semiconductor chip and the mounting substrate with an adhesive, and the load unit is, The adhesive is guided by the guide portion and subjected to an external force to shear-deform and fracture the adhesive to be measured, thereby peeling the semiconductor chip from the mounting substrate.

【0009】また前記荷重部は、前記半導体チップと実
装基板との接着剤による接合部位に食い込むものであ
る。
Further, the load portion cuts into a joint portion between the semiconductor chip and the mounting substrate with an adhesive.

【0010】また前記荷重部は、前記接合部位に食い込
む楔形形状をなすものである。
The load portion has a wedge shape that bites into the joint portion.

【0011】また前記荷重部は、楔形形状の先端部が曲
率をもつ円弧形状に形成されたものである。
Further, the load portion is formed in an arc shape having a wedge-shaped tip with a curvature.

【0012】また本発明に係る半導体チップ接着剤の破
断予測方法は、測定処理と、予測処理とを行い、半導体
チップと実装基板とを接合する接着剤の破断予測を行う
半導体チップ接着剤の破断予測方法であって、測定処理
は、半導体チップと実装基板との接着剤による接合部位
に楔形状の測定治具を食い込ませて接着剤の破断応力を
測定する処理であり、予測処理は、前記測定処理で得ら
れた破断応力値と、数値解析で得られた接着剤の最大応
力値とを比較し、接着剤が破断するか否かを予測する処
理である。
The semiconductor chip adhesive breakage predicting method according to the present invention performs a measuring process and a predicting process to predict the breakage of the adhesive bond between the semiconductor chip and the mounting substrate. In the prediction method, the measurement process is a process of measuring the breaking stress of the adhesive by causing a wedge-shaped measurement jig to bite into the bonding site between the semiconductor chip and the mounting substrate with the adhesive, and the prediction process is This is a process of comparing the breaking stress value obtained by the measurement process with the maximum stress value of the adhesive obtained by the numerical analysis to predict whether or not the adhesive will break.

【0013】[0013]

【作用】半導体チップと実装基板との接着剤による接合
部位に楔形状の測定治具を食い込ませて、接着剤の破断
応力を測定し、その測定応力値と、数値解析で得られた
最大応力値とを比較し、接着剤が破断されるか否かを予
測する。
[Function] The wedge-shaped measuring jig is digged into the joint between the semiconductor chip and the mounting substrate with the adhesive to measure the breaking stress of the adhesive, and the measured stress value and the maximum stress obtained by numerical analysis. Compare with the value to predict if the adhesive will break.

【0014】[0014]

【実施例】以下、本発明について図を参照して説明す
る。
The present invention will be described below with reference to the drawings.

【0015】図1において、本発明に係る半導体チップ
接着剤の強度測定治具は基本的構成として、保持部7
と、ガイド部8と、荷重部1とを有し、半導体チップ5
と実装基板6とを接合する接着剤4の接着強度を測定す
るようにしたものである。
In FIG. 1, the strength measuring jig for a semiconductor chip adhesive according to the present invention has a basic structure as a holding portion 7.
And the guide portion 8 and the load portion 1, and the semiconductor chip 5
The adhesive strength of the adhesive 4 that joins the mounting board 6 with the mounting board 6 is measured.

【0016】各構成の機能について説明する。保持部7
は、実装基板6を測定すべき姿勢に固定するものであ
る。具体的には図1に示すように、実装基板6を受け入
れる凹部7aを有し、凹部7aの口縁には、実装基板6
を凹部7a内に固定する固定具9が取付けられている。
The function of each component will be described. Holding part 7
Is to fix the mounting substrate 6 in a posture to be measured. Specifically, as shown in FIG. 1, there is a recess 7a for receiving the mounting board 6, and the mounting board 6 is provided at the edge of the recess 7a.
A fixture 9 is attached to fix the inside of the recess 7a.

【0017】ガイド部7は、荷重部1を半導体チップ5
と実装基板6との接着剤4による接合部位に誘導するも
のであって、具体的には図1に示すように、長方形状の
板体8aからなり、2個の板体8aを平行に配置して、
その先端開口が半導体チップ5と基板6との接着剤4に
よる接合部位に向けて設けてある。
The guide portion 7 connects the load portion 1 to the semiconductor chip 5
1 and the mounting substrate 6 are guided to a joint portion by an adhesive 4. Specifically, as shown in FIG. 1, a rectangular plate body 8a is formed and two plate bodies 8a are arranged in parallel. do it,
The tip opening is provided toward the joint portion between the semiconductor chip 5 and the substrate 6 with the adhesive 4.

【0018】荷重部1は、ガイド部8に誘導され、外力
を受けて測定対象の接着剤をせん断変形破断させ、実装
基板6から半導体チップ5を剥離するものであり、さら
に荷重部1は、半導体チップ5と実装基板6との接着剤
4による接合部位に食い込むものであって、具体的には
図1に示すように荷重部1は、前記接合部位に食い込む
楔形形状をなすものであり、また荷重部1は、楔形形状
の先端部1aが曲率をもつ円弧形状に形成されている。
荷重部1の先端部1aの曲率半径は、適度な半径、例え
ば約10μm程度になっており、半導体チップ5と接触
してもチップ5が割れないようになっている。
The load part 1 is guided by the guide part 8 and receives an external force to shear-deform and rupture the adhesive to be measured, thereby peeling the semiconductor chip 5 from the mounting substrate 6. The semiconductor chip 5 and the mounting substrate 6 bite into the joint portion by the adhesive 4, and specifically, as shown in FIG. 1, the load portion 1 has a wedge shape that bites into the joint portion. The load portion 1 is formed in an arc shape with a wedge-shaped tip portion 1a having a curvature.
The radius of curvature of the tip portion 1a of the load portion 1 is an appropriate radius, for example, about 10 μm, so that the chip 5 does not crack even if it contacts the semiconductor chip 5.

【0019】またガイド部8は、荷重部1を円滑にガイ
ドしやすいようにテフロン製となっており、またガイド
部8,固定具9は、実装基板6を保持部7に脱着しやす
くするため、保持部7にネジ止めされるようになってい
る。
Further, the guide portion 8 is made of Teflon so that the load portion 1 can be smoothly guided, and the guide portion 8 and the fixing member 9 make it easy to attach and detach the mounting substrate 6 to the holding portion 7. It is adapted to be screwed to the holding portion 7.

【0020】本発明は図1に示す強度測定治具を用い
て、半導体チップ5と実装基板6とを接合する接着剤4
の破断予測を行うものである。
The present invention uses the strength measuring jig shown in FIG. 1 to bond the semiconductor chip 5 and the mounting substrate 6 with the adhesive 4.
The fracture prediction is performed.

【0021】すなわち図1に示すように強度測定治具
に、半導体チップ5が実装された実装基板6をセットす
る。
That is, as shown in FIG. 1, the mounting substrate 6 on which the semiconductor chip 5 is mounted is set on the strength measuring jig.

【0022】図2に示すように測定処理S1において、
半導体チップ5と実装基板6との接着剤4による接合部
位に楔形状の測定治具(荷重部1)を食い込ませる。荷
重部1に外力として荷重を加えて、荷重部1により接着
剤4をせん断変形させて破断させる。この場合荷重部1
は、ガイド部8でガイドされるため、半導体チップ5の
接着剤4に偏らずに当接する。
In the measurement process S 1 as shown in FIG.
A wedge-shaped measuring jig (loading part 1) is made to bite into the joint portion of the semiconductor chip 5 and the mounting substrate 6 with the adhesive 4. A load is applied to the load unit 1 as an external force, and the load unit 1 shear-deforms the adhesive 4 to break it. In this case, the load part 1
Is guided by the guide portion 8 and therefore contacts the adhesive 4 of the semiconductor chip 5 without being biased.

【0023】荷重部1で荷重を加えて接着剤4をせん断
変形させて破断させたときの接着剤に対する破断荷重1
2を測定する。
Breaking load 1 on the adhesive when the adhesive 4 is sheared and broken by applying a load at the load portion 1
Measure 2.

【0024】そして、その破断荷重12と半導体チップ
4の形状とに基づいて有限要素法解析などの数値解析C
1により、チップ接着剤4が破断する時の荷重をチップ
接着剤4の面積で割った破断平均応力2をチップ接着剤
4の破断応力13として測定する。
Then, based on the breaking load 12 and the shape of the semiconductor chip 4, a numerical analysis C such as a finite element method analysis is performed.
According to 1 , the load when the chip adhesive 4 breaks is divided by the area of the chip adhesive 4 and the breaking average stress 2 is measured as the breaking stress 13 of the chip adhesive 4.

【0025】一方製品設計Dにおいて、半導体チップに
荷重を加えて破断するか否かを検証し、半導体チップの
形状を加味して有限要素解析などの数値解析C2により
最大応力14を予め算出しておく。
On the other hand, in the product design D, it is verified whether a load is applied to the semiconductor chip to break it, and the maximum stress 14 is calculated in advance by numerical analysis C 2 such as finite element analysis in consideration of the shape of the semiconductor chip. Keep it.

【0026】そして予測処理S2において、前記測定処
理S1で得られた破断応力値13と、数値解析C2で得ら
れた接着剤の最大応力値14とを比較し、接着剤4が破
断するか否かを予測する。すなわち半導体チップの有限
要素法解析などの数値解析から得られた最大応力値14
と、接着剤4の固有の破断応力値13とを比較して、前
者が大きければ破断する、後者が大きければ破断しない
と予測判断する。
Then, in the predicting process S 2 , the breaking stress value 13 obtained in the measuring process S 1 is compared with the maximum stress value 14 of the adhesive obtained in the numerical analysis C 2 , and the adhesive 4 is broken. Predict whether to do it or not. That is, the maximum stress value 14 obtained from the numerical analysis such as the finite element method analysis of the semiconductor chip
And the fracture stress value 13 peculiar to the adhesive 4 are compared, and it is predicted that the former will be broken if it is large and the latter will not be broken if the latter is large.

【0027】次に本発明の実施例について説明する。図
3に示すように40mm□の実装基板6に、大きさ15
mm□,厚さ400μmの半導体チップ5を、チップ接
着剤4であるAl/PI(アルミ粉混入ポリイミド樹
脂)によって接合した。ガイド部8によって、くさび形
の荷重部1を半導体チップ5の側面に偏らずに当てる。
くさび形荷重部1の先端は、半導体チップ5に接触して
もチップ5が割れないように、適度の曲率(曲率半径1
0μm程度)がついた形状となっている。また、ガイド
部8はくさび形荷重部1が滑りやすいようにテフロン製
であり、ガイド部8,固定具9は実装基板6を装着しや
すくするために、保持部7にネジ止めするようになって
いる。この場合、図5に示したように、Al/PI接着
剤4は荷重5.4[kgf]でせん断変形破断した。
Next, examples of the present invention will be described. As shown in FIG. 3, the size 15
A semiconductor chip 5 having a size of mm □ and a thickness of 400 μm was bonded by a chip adhesive 4 of Al / PI (aluminum powder mixed polyimide resin). With the guide portion 8, the wedge-shaped load portion 1 is applied to the side surface of the semiconductor chip 5 without being biased.
The tip of the wedge-shaped load part 1 has an appropriate curvature (curvature radius 1 so that the chip 5 does not crack even if it contacts the semiconductor chip 5).
0 μm). Further, the guide portion 8 is made of Teflon so that the wedge-shaped load portion 1 is slippery, and the guide portion 8 and the fixture 9 are screwed to the holding portion 7 in order to easily mount the mounting substrate 6. ing. In this case, as shown in FIG. 5, the Al / PI adhesive 4 was sheared and fractured under a load of 5.4 [kgf].

【0028】(実施例2)同様にチップ接着剤4がAu
/Si(金とシリコンの共晶合金)の場合、半導体チッ
プ5に接触してもチップが割れないように曲率半径50
μm程度の曲率をつけた本発明のくさび形荷重部1を用
いれば、Au/Si接着剤4の破断荷重12は10.6
[kgf]であるとして測定することができた。従来の
スタッドプルテストでは治具接着剤11が先に破断し、
Au/Si接着剤4の破断荷重は測定できなかった。
(Embodiment 2) Similarly, the chip adhesive 4 is Au.
/ Si (eutectic alloy of gold and silicon) has a radius of curvature of 50 so that the chip does not crack even if it contacts the semiconductor chip 5.
If the wedge-shaped load portion 1 of the present invention having a curvature of about μm is used, the breaking load 12 of the Au / Si adhesive 4 is 10.6.
It could be measured as being [kgf]. In the conventional stud pull test, the jig adhesive 11 breaks first,
The breaking load of the Au / Si adhesive 4 could not be measured.

【0029】(実施例3)実施例1の結果から、有限要
素法による数値解析を用いて、同じ接着剤を用いた半導
体製品であるDIPパッケージ(Dual In−li
nePackage)の破断を予測した。
(Embodiment 3) From the results of Embodiment 1, by using the numerical analysis by the finite element method, a DIP package (Dual In-li) which is a semiconductor product using the same adhesive is used.
rupture of nePackage) was predicted.

【0030】図2は接着剤の破断予測方法の説明図であ
る。実施例1で得られたAl/PI接着剤4の破断荷重
12から、有限要素法解析を用いて接着剤固有の破断応
力13として14.0[kgf/mm2]を得た(図
5)。図4(a),(b)は用いた有限要素法解析のモ
デルである。くさび形荷重部1によって荷重がかかった
半導体チップ5の位置に、破断荷重12である5.4
[kgf]を負荷した。さらに、Al/PI接着剤4の
硬化温度である350[℃]から実験を行った室温まで
の温度変化も負荷した。一般に高温で接着して固着させ
るエポキシ系の熱硬化性樹脂材料の場合は室温までの冷
却による熱変形も無視できないが、これによって接着剤
に生じる応力もこの数値解析結果には含まれている。
FIG. 2 is an explanatory diagram of a method of predicting the breakage of the adhesive. From the breaking load 12 of the Al / PI adhesive 4 obtained in Example 1, 14.0 [kgf / mm 2 ] was obtained as the breaking stress 13 peculiar to the adhesive using finite element method analysis (FIG. 5). . FIGS. 4A and 4B are models of the finite element method analysis used. The breaking load 12 is 5.4 at the position of the semiconductor chip 5 loaded by the wedge-shaped load portion 1.
[Kgf] was loaded. Furthermore, a temperature change from 350 [° C.], which is the curing temperature of the Al / PI adhesive 4, to the room temperature at which the experiment was performed was also applied. In general, in the case of an epoxy thermosetting resin material that is adhered and fixed at a high temperature, thermal deformation due to cooling to room temperature cannot be ignored, but the stress caused in the adhesive due to this is also included in this numerical analysis result.

【0031】次に100[kgf]の荷重を受けるDI
Pパッケージの有限要素法解析を行った。図5に示した
ように、得られた最大応力14は18.5[kgf/m
2]であった。この値は前記の材料固有の破断応力1
3と比較して大きく、100[kgf]の荷重を受ける
DIPパッケージにおけるAl/PI接着剤4は破断す
ると予測される。実際にこの条件下ではAl/PI接着
剤4の破断が観察されている。このように接着剤固有の
破断応力13を求めておけば、製品の数値解析を行うだ
けで、製品の半導体チップ接着材4が破断するかどうか
を予測することができる。
Next, DI receiving a load of 100 [kgf]
Finite element method analysis of P package was performed. As shown in FIG. 5, the maximum stress 14 obtained was 18.5 [kgf / m
m 2 ]. This value is the breaking stress peculiar to the above material 1
It is expected that the Al / PI adhesive 4 in the DIP package, which is larger than that of No. 3 and is subjected to a load of 100 [kgf], breaks. In fact, under this condition, breakage of the Al / PI adhesive 4 is observed. If the breaking stress 13 peculiar to the adhesive is obtained in this way, it is possible to predict whether or not the semiconductor chip adhesive 4 of the product will break only by numerically analyzing the product.

【0032】さらに、接着剤固有の破断応力13を求め
ておけば、製品の設計において接着剤4が破断するよう
な荷重を逆算することも可能である。図6に示したよう
に、製品にかかる荷重を種々変えて数値解析し、接着剤
固有の破断応力13と比較することによって、接着剤4
が破断するような荷重を精度よく知ることができる。
Furthermore, if the breaking stress 13 peculiar to the adhesive is obtained, it is possible to back-calculate the load at which the adhesive 4 breaks in the product design. As shown in FIG. 6, the load applied to the product was changed variously, numerical analysis was performed, and by comparing the breaking stress 13 peculiar to the adhesive, the adhesive 4
It is possible to accurately know the load at which the fracture occurs.

【0033】[0033]

【発明の効果】以上のように本発明は、スタッドプルテ
ストで測定できない高い接着力をもつ接着剤に対して、
その破断荷重を測定でき、その測定値に基づき、数値解
析を用いて材料固有の破断応力を求めることができる。
これにより、製品設計における、接着剤破断の精度よい
予測を実現できるという効果がある。
As described above, the present invention can be applied to an adhesive having a high adhesive force that cannot be measured by the stud pull test.
The breaking load can be measured, and based on the measured value, the breaking stress peculiar to the material can be obtained using numerical analysis.
This has the effect of enabling accurate prediction of adhesive breakage in product design.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係る強度測定治具の一実施例の構成を
示す斜視図である。
FIG. 1 is a perspective view showing a configuration of an embodiment of a strength measuring jig according to the present invention.

【図2】本発明に係る接着剤の破断予測方法を示す図で
ある。
FIG. 2 is a diagram showing a method of predicting fracture of an adhesive according to the present invention.

【図3】本発明の強度測定治具を用いて測定を行う状態
を示す断面図である。
FIG. 3 is a cross-sectional view showing a state in which measurement is performed using the strength measuring jig of the present invention.

【図4】本発明の接着剤の破断予測方法を説明する図で
ある。
FIG. 4 is a diagram illustrating a method of predicting the breakage of an adhesive according to the present invention.

【図5】本発明の接着剤の破断予測方法を説明する図で
ある。
FIG. 5 is a diagram illustrating a method of predicting the breakage of an adhesive according to the present invention.

【図6】本発明の接着剤の一実施態様を示す図である。FIG. 6 is a view showing an embodiment of the adhesive of the present invention.

【図7】従来の接着剤の強度測定治具を示す図である。FIG. 7 is a diagram showing a conventional adhesive strength measuring jig.

【符号の説明】[Explanation of symbols]

1 くさび形状の荷重部 2 接着剤に生じた応力 3 従来の方法で得られる接着剤の破断平均応力 4 半導体チップ用接着剤 5 半導体チップ 6 チップ実装用基板 8 くさび形治具のガイド部 9 実装基板固定具 10 従来のスタッドプルテスト用引張り治具 11 従来のスタッドプルテスト用治具接着剤 12 くさび形治具で得られた接着剤の破断荷重 13 数値解析で得られた接着剤固有の破断応力 14 数値解析で得られた製品の接着剤の最大応力 1 Wedge-shaped load part 2 Stress generated in adhesive 3 Average stress at break of adhesive obtained by conventional method 4 Adhesive for semiconductor chip 5 Semiconductor chip 6 Chip mounting board 8 Guide part of wedge jig 9 Mounting Substrate fixture 10 Conventional stud pull test pulling jig 11 Conventional stud pull test jig Adhesive 12 Breaking load of adhesive obtained by wedge-shaped jig 13 Breakage peculiar to adhesive obtained by numerical analysis Stress 14 Maximum stress of the adhesive of the product obtained by numerical analysis

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 保持部と、ガイド部と、荷重部とを有
し、半導体チップと実装基板とを接合する接着剤の接着
強度を測定するための半導体チップ接着剤の強度測定治
具であって、 保持部は、前記実装基板を測定すべき姿勢に保持するも
のであり、 ガイド部は、荷重部を前記半導体チップと実装基板との
接着剤による接合部位に誘導するものであり、 荷重部は、前記ガイド部に誘導され、外力を受けて測定
対象の接着剤をせん断変形破断させ、実装基板から半導
体チップを剥離するものであることを特徴とする半導体
チップ接着剤の強度測定治具。
1. A strength measuring jig for a semiconductor chip adhesive, which has a holding portion, a guide portion, and a load portion, and is used for measuring the bonding strength of an adhesive agent for joining a semiconductor chip and a mounting substrate. The holding portion holds the mounting substrate in a posture to be measured, and the guide portion guides the load portion to a joint portion of the semiconductor chip and the mounting substrate with an adhesive. Is a jig for peeling a semiconductor chip from a mounting substrate, which is guided by the guide portion and receives an external force to cause the adhesive to be measured to undergo shear deformation and fracture to peel off the semiconductor chip.
【請求項2】 前記荷重部は、前記半導体チップと実装
基板との接着剤による接合部位に食い込むものであるこ
とを特徴とする請求項1に記載の半導体チップ接着剤の
強度測定治具。
2. The jig for measuring the strength of a semiconductor chip adhesive according to claim 1, wherein the load portion cuts into a joint portion between the semiconductor chip and the mounting substrate with an adhesive.
【請求項3】 前記荷重部は、前記接合部位に食い込む
楔形形状をなすものであることを特徴とする請求項1又
は2に記載の半導体チップ接着剤の強度測定治具。
3. The strength measuring jig for a semiconductor chip adhesive according to claim 1, wherein the load portion has a wedge shape that bites into the joint portion.
【請求項4】 前記荷重部は、楔形形状の先端部が曲率
をもつ円弧形状に形成されたものであることを特徴とす
る請求項3に記載の半導体チップ接着剤の強度測定治
具。
4. The strength measuring jig for a semiconductor chip adhesive according to claim 3, wherein the load portion is formed in an arc shape having a wedge-shaped tip end having a curvature.
【請求項5】 測定処理と、予測処理とを行い、半導体
チップと実装基板とを接合する接着剤の破断予測を行う
半導体チップ接着剤の破断予測方法であって、 測定処理は、半導体チップと実装基板との接着剤による
接合部位に楔形状の測定治具を食い込ませて接着剤の破
断応力を測定する処理であり、 予測処理は、前記測定処理で得られた破断応力値と、数
値解析で得られた接着剤の最大応力値とを比較し、接着
剤が破断するか否かを予測する処理であることを特徴と
する半導体チップ接着剤の破断予測方法。
5. A method for predicting breakage of a semiconductor chip adhesive, which comprises performing a measurement process and a prediction process to predict a breakage of an adhesive that joins a semiconductor chip and a mounting substrate. This is a process to measure the breaking stress of the adhesive by digging a wedge-shaped measuring jig into the bonding part with the mounting board, and the prediction process is the breaking stress value obtained by the measurement process and the numerical analysis. A method for predicting breakage of a semiconductor chip adhesive, which is a process of comparing the maximum stress value of the adhesive obtained in step 1 to predict whether or not the adhesive will break.
JP10627695A 1995-04-28 1995-04-28 Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive Pending JPH08304269A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10627695A JPH08304269A (en) 1995-04-28 1995-04-28 Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10627695A JPH08304269A (en) 1995-04-28 1995-04-28 Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive

Publications (1)

Publication Number Publication Date
JPH08304269A true JPH08304269A (en) 1996-11-22

Family

ID=14429564

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10627695A Pending JPH08304269A (en) 1995-04-28 1995-04-28 Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive

Country Status (1)

Country Link
JP (1) JPH08304269A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013096852A (en) * 2011-11-01 2013-05-20 Lintec Corp Adhesive strength measuring apparatus and adhesive strength measuring method
CN103115868A (en) * 2013-03-07 2013-05-22 中国空间技术研究院 Fixing device for testing pulling-out force of device chip

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61172059A (en) * 1985-01-28 1986-08-02 Mitsubishi Heavy Ind Ltd Method for nondestructive forecasting of life of turbine
JPS6152258B2 (en) * 1983-05-28 1986-11-12 Jiipura Patentoentoitsukurungusu Unto Betairigungusu Gmbh
JPH04349644A (en) * 1991-05-28 1992-12-04 Matsushita Electron Corp Evaluation of semiconductor device
JPH05180744A (en) * 1991-12-26 1993-07-23 Nec Corp Analyzing method of stress and evaluating method of strength using the same
JPH064652B2 (en) * 1985-08-30 1994-01-19 花王株式会社 Phosphate ester
JPH0666696A (en) * 1991-07-19 1994-03-11 Nec Corp Strength evaluating method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6152258B2 (en) * 1983-05-28 1986-11-12 Jiipura Patentoentoitsukurungusu Unto Betairigungusu Gmbh
JPS61172059A (en) * 1985-01-28 1986-08-02 Mitsubishi Heavy Ind Ltd Method for nondestructive forecasting of life of turbine
JPH064652B2 (en) * 1985-08-30 1994-01-19 花王株式会社 Phosphate ester
JPH04349644A (en) * 1991-05-28 1992-12-04 Matsushita Electron Corp Evaluation of semiconductor device
JPH0666696A (en) * 1991-07-19 1994-03-11 Nec Corp Strength evaluating method
JPH05180744A (en) * 1991-12-26 1993-07-23 Nec Corp Analyzing method of stress and evaluating method of strength using the same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013096852A (en) * 2011-11-01 2013-05-20 Lintec Corp Adhesive strength measuring apparatus and adhesive strength measuring method
CN103115868A (en) * 2013-03-07 2013-05-22 中国空间技术研究院 Fixing device for testing pulling-out force of device chip
CN103115868B (en) * 2013-03-07 2015-01-21 中国空间技术研究院 Fixing device for testing pulling-out force of device chip

Similar Documents

Publication Publication Date Title
US6314819B1 (en) Method for measuring adhesion strength of resin material
US11631653B2 (en) Ultrasonic bonding apparatus, ultrasonic bonding inspection method and ultrasonically-bonded portion fabrication method
US5302550A (en) Method of bonding a microelectronic device
Mei et al. Initiation and propagation of interfacial delamination in integrated thin-film structures
Taylor et al. Thermal stress and fracture in shear-constrained semiconductor device structures
Shah et al. In situ ultrasonic force signals during low-temperature thermosonic copper wire bonding
Manoharan et al. Mechanism of wire bond shear testing
JPH08304269A (en) Jig for measuring strength of adhesive used for semiconductor chip and method for forecasting rupture of the adhesive
Walter et al. Delamination of polyimide/Cu films under mixed mode loading
Dudek et al. FE-simulation for polymeric packaging materials
Zeiser et al. Assembly and packaging technologies for high-temperature SiC sensors
Czerny et al. Fatigue testing method for fine bond wires in an LQFP package
Kotas et al. Isothermal bending fatigue response of solder joints in high power semiconductor test structures
McKenna et al. High impact bonding to improve reliability of VLSI die in plastic packages
WO2023115243A1 (en) Device and method for testing bonding strength of interlayer soft matter
US8505805B2 (en) Systems and methods for platinum ball bonding
US20210096058A1 (en) Method of testing semiconductor element
JP4653685B2 (en) Semiconductor device evaluation apparatus and evaluation method
Luan et al. Analysis and experimental study of the package stresses in a QFN plastic-encapsulated package
Poech How materials behaviour affects power electronics reliability
Lassnig et al. High cycle fatigue testing of thermosonic ball bonds
JP2011106874A (en) Method and device for measuring strength of semiconductor chip
Tadepalli et al. A chevron specimen for the measurement of mixed-mode interface toughness of wafer bonds
JP3453784B2 (en) Display method of resin material
Shqair et al. Physicochemical-microstructural approach for modeling the crack passage at topside metallic parts in IGBT semiconductor power electronics