JPH07202667A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH07202667A
JPH07202667A JP65094A JP65094A JPH07202667A JP H07202667 A JPH07202667 A JP H07202667A JP 65094 A JP65094 A JP 65094A JP 65094 A JP65094 A JP 65094A JP H07202667 A JPH07202667 A JP H07202667A
Authority
JP
Japan
Prior art keywords
voltage
power supply
semiconductor device
circuit
power source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP65094A
Other languages
Japanese (ja)
Inventor
Seiji Nagatomo
聖二 長友
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP65094A priority Critical patent/JPH07202667A/en
Publication of JPH07202667A publication Critical patent/JPH07202667A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To clamp power MOS gate bias voltage as the output of the drive circuit 2 in an IC for switching power source controlling and driving the power MOS to low voltage without the increase of a chip size and the lowering of speed, in order to reduce the chip size of the switching power MOSFET 1 of a switching power source. CONSTITUTION:The voltage of the high pressure side power source terminal 8 of a driving circuit 2 becomes the gate bias voltage when a power MOS 1 is turned on. Conventionally, the high pressure side power source Vcc1 of an IC input has directly added to a power source terminal 8, but the power source Vcc1 is imparted to the driving circuit 2 via a high pressure power source clamp circuit 7 composed of a Darlington transistor. The base of the clamp circuit 7 is connected with the reference voltage line 6a of the reference voltage circuit 6 made by using the power source Vcc1, the clamp circuit 7 composes an emitter-follower and the high pressure side power source terminal 8 is stabilized to the low voltage by drop corresponding to two diodes from a reference voltage line 6a.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は例えばスイッチング電
源用ICのように、スイッチングパワーMOSFETを
制御駆動する半導体装置、又はこの半導体装置とスイッ
チングパワーMOSFETが一体化した半導体装置に関
する。なお、以下各図において同一符号は同一もしくは
相当部分を示す。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device for controlling and driving a switching power MOSFET, such as an IC for a switching power supply, or a semiconductor device in which the semiconductor device and the switching power MOSFET are integrated. In the drawings, the same reference numerals denote the same or corresponding parts.

【0002】[0002]

【従来の技術】図2はスイッチング電源のスイッチング
パワーMOSFET(以下パワーMOSとも略記する)
のゲートを制御駆動(バイアス)するいわゆるスイッチ
ング電源用IC内の従来のパワーMOS駆動部分の構成
例を示す。同図において、1はゲート膜厚500Å程
度,ゲート耐圧12V程度のスイッチングパワーMOS
FET(パワーMOS)、2はパワーMOS1のゲート
を直接バイアス駆動するために、図外のバイポーラ素子
をいわゆるトーテンポール接続してなる駆動回路、また
3は駆動回路2を直前で制御する回路(便宜上直前制御
回路と呼ぶ)で、論理回路等からなる。4はこのIC内
の他の機能を持つ第2回路、5は同じく第1回路、6は
第1回路5内のバンドギャップ回路からなる基準電圧回
路である。
2. Description of the Related Art FIG. 2 shows a switching power MOSFET (hereinafter also referred to as a power MOS) of a switching power supply.
An example of the configuration of a conventional power MOS driving portion in a so-called switching power supply IC for controlling and driving (biasing) the gate of the above is shown. In the figure, 1 is a switching power MOS with a gate film thickness of about 500Å and a gate breakdown voltage of about 12V.
FET (power MOS) 2 is a drive circuit in which a bipolar element (not shown) is so-called totem pole connection in order to directly bias the gate of the power MOS 1, and 3 is a circuit which controls the drive circuit 2 immediately before (for convenience, immediately before It is called a control circuit) and is composed of a logic circuit and the like. Reference numeral 4 is a second circuit having another function in this IC, 5 is the same first circuit, and 6 is a reference voltage circuit composed of a bandgap circuit in the first circuit 5.

【0003】またVcc1 は、このICの電源入力端子
から駆動回路2,直前制御回路3,および第1回路5に
共通に供給される高圧側電源(この例では約12V)、
Vcc2 は高圧側電源Vcc1 から分け、さらに第1回
路5内の基準電圧回路6から発生させた高圧側電源であ
る。この図2の回路は、駆動回路2によってパワーMO
S1に対し、そのゲートしきい値Vthを越える電圧を
印加(バイアス)して、パワーMOS1をONさせ、ま
たゲートしきい値Vthより低い電圧を印加(バイア
ス)してパワーMOS1をOFFさせる。
Further, Vcc 1 is a high-voltage side power supply (about 12 V in this example) commonly supplied from the power supply input terminal of this IC to the drive circuit 2, the immediately preceding control circuit 3, and the first circuit 5.
Vcc 2 is a high voltage side power source generated from the reference voltage circuit 6 in the first circuit 5, which is separated from the high voltage side power source Vcc 1 . The circuit shown in FIG.
A voltage exceeding the gate threshold Vth is applied (biased) to S1 to turn on the power MOS1, and a voltage lower than the gate threshold Vth is applied (biased) to turn off the power MOS1.

【0004】この図2の回路ではパワーMOS1のON
時には駆動回路2の出力が高圧側電源Vcc1 の電圧
(約12V)に上昇する。
In the circuit of FIG. 2, the power MOS1 is turned on.
At times, the output of the drive circuit 2 rises to the voltage (about 12V) of the high voltage side power source Vcc 1 .

【0005】[0005]

【発明が解決しようとする課題】ICのチップサイズの
縮小化が進む現在においては、パワーMOS1において
も、さらに小形化し、かつ出力電流をなるべく増大する
ことが要求されている。パワーMOS1のチップサイズ
を小さくし、出力電流を増大するには、微細加工プロセ
スを使用しなければならず、さらにまた、ゲートしきい
値Vthを下げる必要があり、そのためにはゲート酸化
膜を薄くする必要がある。
At the present time when the chip size of the IC is being reduced, the power MOS 1 is required to be further downsized and the output current be increased as much as possible. In order to reduce the chip size of the power MOS 1 and increase the output current, it is necessary to use a microfabrication process, and it is also necessary to lower the gate threshold Vth. Therefore, the gate oxide film is thin. There is a need to.

【0006】しかしパワーMOS1のゲート酸化膜を2
50Å程度に薄した場合には、ゲート耐圧が7V程度に
低くなる。このため、そのゲート耐圧以下でパワーMO
Sのゲートをバイアスし、さらにスピードも確保できる
駆動回路が必要であった。さらに、図2の回路で、パワ
ーMOS1にゲート耐圧7V程度のものを使うには、ゲ
ート駆動電圧を大面積のツエナーダイオード等でクラン
プする必要があり、この方法ではICのチップサイズが
大きくなってしまうため、チップサイズに影響与をえな
いことも必要であった。
However, if the gate oxide film of the power MOS1 is 2
When the thickness is reduced to about 50Å, the gate breakdown voltage becomes as low as about 7V. Therefore, if the gate breakdown voltage is lower than the power MO
A drive circuit that biases the gate of S and can secure the speed is required. Further, in the circuit of FIG. 2, in order to use a power MOS1 having a gate breakdown voltage of about 7 V, it is necessary to clamp the gate drive voltage with a Zener diode having a large area, and this method increases the IC chip size. Therefore, it is necessary to not affect the chip size.

【0007】また、図2のパワーMOS1の駆動回路の
動作時(スイッチング時)には、1A程度のかなり大き
いスイッチング電流が過度的に流れるため、その際の電
源電圧の変動の影響をIC内の他の回路に与えないこと
が必要であり、この過度的な電流による駆動回路の電源
電圧変動も低減する必要があった。そこで本発明はこれ
らの問題を解消できる半導体装置を提供することを課題
とする。
Further, when the drive circuit of the power MOS 1 shown in FIG. 2 is operating (at the time of switching), a considerably large switching current of about 1 A excessively flows, so that the influence of the fluctuation of the power supply voltage at that time is affected in the IC. It is necessary not to apply it to other circuits, and it is also necessary to reduce fluctuations in the power supply voltage of the drive circuit due to this excessive current. Therefore, it is an object of the present invention to provide a semiconductor device that can solve these problems.

【0008】[0008]

【課題を解決するための手段】前記の課題を解決するた
めに、請求項1の半導体装置は、スイッチングパワーM
OSFET(1など)を制御駆動する半導体装置(スイ
ッチング電源用ICなど)であって、この半導体装置内
の他の回路で(直前制御回路3など)で作られた制御信
号に応じ、前記スイッチングパワーMOSFETのゲー
トを直接バイアスして、このスイッチングパワーMOS
FETをオン/オフする駆動回路(2など)を持ち、こ
の駆動回路はこの半導体装置の電源入力端子に供給され
る高圧側電源(Vcc1 など、以下第1の高圧側電源と
いう)を自身の高圧側電源端子(8など)に入力し、こ
の第1の高圧側電源をオン又はオフのバイアス電圧とし
て前記スイッチングパワーMOSFETのゲートに与え
るものであるような半導体装置において、この半導体装
置の前記電源入力端子と、前記駆動回路の高圧側電源端
子との間に、1つ以上の能動素子からなり、この半導体
装置内で前記第1の高圧側電源を用いて(基準電圧回路
6などを介し)作られる(基準電圧ライン6aなどの)
基準電圧によって制御され、前記駆動回路の高圧側電源
端子の電圧を安定化させる高圧電源安定化手段(高圧電
源クランプ回路7など)を備えたものとする。
In order to solve the above-mentioned problems, a semiconductor device according to claim 1 has a switching power M.
A semiconductor device (such as a switching power supply IC) for controlling and driving an OSFET (1 or the like), wherein the switching power is changed according to a control signal generated by another circuit in the semiconductor device (such as the immediately preceding control circuit 3). By directly biasing the MOSFET gate, this switching power MOS
It has a drive circuit (2, etc.) for turning on / off the FET, and this drive circuit uses a high voltage side power supply (Vcc 1, etc., hereinafter referred to as a first high voltage side power supply) supplied to the power supply input terminal of this semiconductor device. A semiconductor device in which the first high-voltage power supply is applied to the gate of the switching power MOSFET as an ON or OFF bias voltage by inputting it to a high-voltage power supply terminal (8, etc.) Between the input terminal and the high-voltage side power supply terminal of the drive circuit, one or more active elements are used, and the first high-voltage side power supply is used in this semiconductor device (via the reference voltage circuit 6 or the like). Made (such as the reference voltage line 6a)
It is assumed that a high-voltage power supply stabilizing unit (such as a high-voltage power supply clamp circuit 7) that is controlled by a reference voltage and stabilizes the voltage of the high-voltage power supply terminal of the drive circuit is provided.

【0009】また請求項2の半導体装置は、請求項1に
記載の半導体装置において、前記駆動回路を直接前段で
制御する回路(直前制御回路3など)の高圧側電源を前
記基準電圧から作られた第2の高圧側電源(Vcc2
ど)とする。また請求項3の半導体装置は、請求項1ま
たは請求項2に記載の半導体装置において、前記高圧電
源安定化手段を介して前記駆動回路の高圧側電源端子に
与えられる電圧を前記第1の高圧側電源の電圧より低く
する。
According to a second aspect of the present invention, in the semiconductor device according to the first aspect, the high-voltage side power supply of a circuit (such as the immediately preceding control circuit 3) that directly controls the drive circuit at the preceding stage is made from the reference voltage. The second high-voltage power source (Vcc 2 or the like). According to a third aspect of the present invention, in the semiconductor device according to the first or second aspect, the voltage applied to the high voltage side power supply terminal of the drive circuit via the high voltage power supply stabilizing means is the first high voltage. Lower than the voltage of the side power supply.

【0010】また請求項4の半導体装置では、請求項1
ないし請求項3のいずれかに記載の半導体装置におい
て、前記高圧電源安定化手段はダーリントントランジス
タ(NPNトランジスタ9,10など)からなるもので
あるようにする。また請求項5の半導体装置では、請求
項1ないし請求項4のいずれかに記載の半導体装置は、
スイッチング電源用ICであるようにする。
According to a fourth aspect of the present invention, there is provided the semiconductor device of the first aspect.
The semiconductor device according to any one of claims 1 to 3, wherein the high-voltage power supply stabilizing means is composed of Darlington transistors (NPN transistors 9, 10, etc.). A semiconductor device according to claim 5 is the semiconductor device according to any one of claims 1 to 4.
It should be an IC for switching power supply.

【0011】また請求項6の半導体装置では、請求項1
ないし請求項5のいずれかに記載の半導体装置は、前記
スイッチングパワーMOSFETを一体に備えたもので
あるようにする。
According to a sixth aspect of the present invention, there is provided a semiconductor device according to the first aspect.
The semiconductor device according to any one of claims 1 to 5 is integrally provided with the switching power MOSFET.

【0012】[0012]

【作用】図1に示すように駆動回路2の高圧側電源端子
8とICの電源入力端子に供給される高圧側電源Vcc
1 との間に、1個以上の能動素子で構成された(この例
ではダーリントン接続されたNPNトランジスタ)高圧
電源クランプ回路7を追加し、さらに直前制御回路3の
高圧側電源を第1回路5内の基準電圧回路6から発生さ
せた高圧側電源Vcc2 とする。
As shown in FIG. 1, the high voltage side power supply Vcc supplied to the high voltage side power supply terminal 8 of the drive circuit 2 and the power supply input terminal of the IC.
A high voltage power supply clamp circuit 7 composed of one or more active elements (in this example, a Darlington-connected NPN transistor) is added between 1 and 1, and the high voltage side power supply of the immediately preceding control circuit 3 is connected to the first circuit 5 The high-voltage side power supply Vcc 2 generated from the reference voltage circuit 6 therein.

【0013】[0013]

【実施例】図1は本発明の一実施例としての回路図で図
2に対応するものである。図1においては、図2に対し
12V程度の従来の高圧側電源Vcc1 から1個以上の
能動素子で構成された高圧電源クランプ回路7を介して
駆動回路2の高圧側電源端子8へ高圧側電源を供給す
る。なお本発明では駆動回路2は通常、CMOS素子の
トーテンポール回路からなる。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a circuit diagram as an embodiment of the present invention and corresponds to FIG. In FIG. 1, the high-voltage side power supply terminal 8 of the drive circuit 2 is connected to the high-voltage side power supply terminal 8 of the drive circuit 2 from the conventional high-voltage side power supply Vcc 1 of about 12V through the high-voltage power supply clamp circuit 7 composed of one or more active elements. Supply power. In the present invention, the drive circuit 2 is usually a totem pole circuit of CMOS elements.

【0014】高圧電源クランプ回路7はこの例ではNP
Nトランジスタ9,10(但しNPNトランジスタ10
はエミッタが1本以上のものを用いる)のダーリントン
接続のエミッタフォロワ回路として構成されており、ト
ランジスタ9,10のコレクタを高圧側電源にVcc1
に、トランジスタ10のエミッタを駆動回路2の高圧側
電源端子8に、さらに第1回路5内の基準電圧回路6の
微小電流(50μA程度)が流れる基準電圧ライン6a
を、トランジスタ9のベースに接続している。このよう
にトランジスタ9,10によるエミッタフォロワ動作に
よって駆動回路2の高圧側電源端子8は、基準電圧回路
6の基準電圧ライン(即ちトランジスタ9のベース)6
aの電圧から、トランジスタ9,10のベース・エミッ
タ電圧分(つまりほぼダイオード2個分の1.2〜1.
4V)、降下した電圧に安定化される。さらに、その基
準電圧ライン6aの電圧を低く6.2V程度に設定する
ことにより、パワーMOS1のゲートには、低い電圧
(5V程度)がバイアスとして与えられ、ゲート耐圧が
7V程度に低いパワーMOS1のゲートでも駆動(バイ
アス)が可能となる。
The high voltage power supply clamp circuit 7 is an NP in this example.
N transistors 9 and 10 (however, NPN transistor 10
Is configured as a Darlington-connected emitter follower circuit (using one or more emitters), and the collectors of the transistors 9 and 10 are connected to the high-voltage side power source with Vcc 1
In addition, the emitter of the transistor 10 is connected to the high-voltage side power supply terminal 8 of the drive circuit 2, and a minute current (about 50 μA) of the reference voltage circuit 6 in the first circuit 5 flows through the reference voltage line 6a.
Is connected to the base of the transistor 9. As described above, the high voltage side power supply terminal 8 of the drive circuit 2 is operated by the emitter follower operation by the transistors 9 and 10, and the reference voltage line of the reference voltage circuit 6 (that is, the base of the transistor 9) 6
a voltage corresponding to the base-emitter voltages of the transistors 9 and 10 (that is, 1.2 to 1.
4V), stabilized to a reduced voltage. Further, by setting the voltage of the reference voltage line 6a to a low value of about 6.2V, a low voltage (about 5V) is applied to the gate of the power MOS1 as a bias, and the gate breakdown voltage of the power MOS1 is as low as about 7V. Driving (bias) is possible even at the gate.

【0015】また図1では直前制御回路3の高圧側電源
をVcc1 から分け、さらにバンドギャップ回路からな
る基準電圧回路6から発生させたVcc2 としている。
これによりCMOS素子からなる駆動回路2の動作時
(スイッチング時)に流れる過渡的なスイッチング電流
(1A程度)による高圧側電源Vcc1 の電源電圧の変
動は、高圧側電源Vcc2 とVcc1 が分かれているた
め、電源Vcc2 へは伝わりにくくなる。これは基準電
圧回路6がバンドギャップ回路であるため、電源Vcc
1 の変動は回路6の基準電圧に影響しないためである。
Further, in FIG. 1, the high-voltage side power supply of the immediately preceding control circuit 3 is divided from Vcc 1 and is further set to Vcc 2 generated from the reference voltage circuit 6 composed of a bandgap circuit.
As a result, the fluctuation of the power supply voltage of the high-voltage side power supply Vcc 1 due to the transient switching current (about 1 A) that flows during the operation (switching) of the drive circuit 2 composed of CMOS elements is divided into the high-voltage side power supplies Vcc 2 and Vcc 1. Therefore, it is difficult to reach the power source Vcc 2 . This is because the reference voltage circuit 6 is a bandgap circuit and therefore the power supply Vcc
This is because the fluctuation of 1 does not affect the reference voltage of the circuit 6.

【0016】[0016]

【発明の効果】本発明によれば駆動回路2の高圧側電源
端子8と、ICの電源入力端子に供給される高圧側電源
Vcc1 との間に1個以上の能動素子で構成された(例
えばダーリントン接続されたNPNトランジスタのエミ
ッタフォロワ回路のような)高圧電源クランプ回路7を
追加し、さらに直前制御回路3の高圧側電源を第1回路
5内の基準電圧回路6から発生させた高圧側電源Vcc
2 とするようにしたので、 チップサイズを大幅に大き
くすることなく微細加工プロセスで作ったゲート耐圧の
低いスイッチングパワーMOSの安定な制御駆動が可能
となった。
According to the present invention, one or more active elements are provided between the high voltage side power source terminal 8 of the drive circuit 2 and the high voltage side power source Vcc 1 supplied to the power source input terminal of the IC ( A high voltage side clamp circuit 7 (for example, an emitter follower circuit of Darlington-connected NPN transistors) is added, and the high voltage side power source of the immediately preceding control circuit 3 is generated from the reference voltage circuit 6 in the first circuit 5 Power supply Vcc
Since it is set to 2 , stable control drive of switching power MOS with low gate breakdown voltage made by microfabrication process is possible without significantly increasing the chip size.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例としての要部構成を示す回路
FIG. 1 is a circuit diagram showing a main part configuration as one embodiment of the present invention.

【図2】図1に対応する従来の回路図FIG. 2 is a conventional circuit diagram corresponding to FIG.

【符号の説明】[Explanation of symbols]

1 スイッチングパワーMOSFET(パワーMO
S) 2 駆動回路 3 直前制御回路 4 第2回路 5 第1回路 6 基準電圧回路 6a 基準電圧ライン 7 高圧電源クランプ回路 8 駆動回路2の高圧側電源端子 9 NPNトランジスタ 10 NPNトランジスタ Vcc1 高圧側電源 Vcc2 高圧側電源
1 Switching power MOSFET (Power MO
S) 2 drive circuit 3 immediately preceding control circuit 4 second circuit 5 first circuit 6 reference voltage circuit 6a reference voltage line 7 high voltage power supply clamp circuit 8 high voltage power supply terminal of drive circuit 2 9 NPN transistor 10 NPN transistor Vcc 1 high voltage power supply Vcc 2 High voltage side power supply

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】スイッチングパワーMOSFETを制御駆
動する半導体装置であって、 この半導体装置内の他の回路で作られた制御信号に応
じ、前記スイッチングパワーMOSFETのゲートを直
接バイアスして、このスイッチングパワーMOSFET
をオン/オフする駆動回路を持ち、 この駆動回路はこの半導体装置の電源入力端子に供給さ
れる高圧側電源(以下第1の高圧側電源という)を自身
の高圧側電源端子に入力し、この第1の高圧側電源をオ
ン又はオフのバイアス電圧として前記スイッチングパワ
ーMOSFETのゲートに与えるものであるような半導
体装置において、 この半導体装置の前記電源入力端子と、前記駆動回路の
高圧側電源端子との間に、1つ以上の能動素子からな
り、この半導体装置内で前記第1の高圧側電源を用いて
作られる基準電圧によって制御され、前記駆動回路の高
圧側電源端子の電圧を安定化させる高圧電源安定化手段
を備えたことを特徴とする半導体装置。
1. A semiconductor device for controlling and driving a switching power MOSFET, wherein the gate of the switching power MOSFET is directly biased in accordance with a control signal generated by another circuit in the semiconductor device, and the switching power MOSFET is MOSFET
Has a drive circuit for turning on / off, and this drive circuit inputs a high voltage side power source (hereinafter referred to as a first high voltage side power source) supplied to a power source input terminal of this semiconductor device to its own high voltage side power source terminal, In a semiconductor device in which a first high-voltage power supply is applied to the gate of the switching power MOSFET as an on or off bias voltage, the power input terminal of the semiconductor device and the high-voltage power supply terminal of the drive circuit And is controlled by a reference voltage generated by using the first high-voltage side power supply in the semiconductor device to stabilize the voltage of the high-voltage side power supply terminal of the drive circuit. A semiconductor device comprising high voltage power supply stabilizing means.
【請求項2】請求項1に記載の半導体装置において、 前記駆動回路を直接前段で制御する回路の高圧側電源を
前記基準電圧から作られた第2の高圧側電源としたこと
を特徴とする半導体装置。
2. The semiconductor device according to claim 1, wherein the high-voltage power supply for the circuit that directly controls the drive circuit in the preceding stage is a second high-voltage power supply made from the reference voltage. Semiconductor device.
【請求項3】請求項1または請求項2に記載の半導体装
置において、 前記高圧電源安定化手段を介して前記駆動回路の高圧側
電源端子に与えられる電圧を前記第1の高圧側電源の電
圧より低くしたことを特徴とする半導体装置。
3. The semiconductor device according to claim 1, wherein the voltage applied to the high voltage side power supply terminal of the drive circuit via the high voltage power supply stabilizing means is the voltage of the first high voltage side power supply. A semiconductor device characterized by being made lower.
【請求項4】請求項1ないし請求項3のいずれかに記載
の半導体装置において、 前記高圧電源安定化手段はダーリントントランジスタか
らなるものであることを特徴とする半導体装置。
4. The semiconductor device according to claim 1, wherein the high-voltage power supply stabilizing means comprises a Darlington transistor.
【請求項5】請求項1ないし請求項4のいずれかに記載
の半導体装置は、スイッチング電源用ICであることを
特徴とする半導体装置。
5. A semiconductor device according to any one of claims 1 to 4, which is an IC for a switching power supply.
【請求項6】請求項1ないし請求項5のいずれかに記載
の半導体装置は、前記スイッチングパワーMOSFET
を一体に備えたものであることを特徴とする半導体装
置。
6. The semiconductor device according to any one of claims 1 to 5, wherein the switching power MOSFET is
A semiconductor device characterized by being integrally provided with.
JP65094A 1994-01-10 1994-01-10 Semiconductor device Pending JPH07202667A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP65094A JPH07202667A (en) 1994-01-10 1994-01-10 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP65094A JPH07202667A (en) 1994-01-10 1994-01-10 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH07202667A true JPH07202667A (en) 1995-08-04

Family

ID=11479594

Family Applications (1)

Application Number Title Priority Date Filing Date
JP65094A Pending JPH07202667A (en) 1994-01-10 1994-01-10 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH07202667A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104460815A (en) * 2014-04-30 2015-03-25 贵州航天凯山石油仪器有限公司 High-temperature, wide-input and high-precision power source
JP2018056750A (en) * 2016-09-28 2018-04-05 富士電機株式会社 Output stage buffer circuit
CN109765474A (en) * 2019-01-25 2019-05-17 无锡固电半导体股份有限公司 A kind of test method of Darlington transistor parameter
US10879858B2 (en) 2017-10-16 2020-12-29 Fuji Electric Co., Ltd. Oscillator circuit using comparator

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104460815A (en) * 2014-04-30 2015-03-25 贵州航天凯山石油仪器有限公司 High-temperature, wide-input and high-precision power source
JP2018056750A (en) * 2016-09-28 2018-04-05 富士電機株式会社 Output stage buffer circuit
US10020804B2 (en) 2016-09-28 2018-07-10 Fuji Electric Co., Ltd. Output stage buffer circuit
US10879858B2 (en) 2017-10-16 2020-12-29 Fuji Electric Co., Ltd. Oscillator circuit using comparator
CN109765474A (en) * 2019-01-25 2019-05-17 无锡固电半导体股份有限公司 A kind of test method of Darlington transistor parameter

Similar Documents

Publication Publication Date Title
US4160934A (en) Current control circuit for light emitting diode
JPH08293774A (en) Gate driving circuit
JP2647014B2 (en) BiCMOS logic circuit
JPH04277920A (en) Level shift circuit
JP2715642B2 (en) Semiconductor integrated circuit
JPH02214219A (en) Bipolar mos tri-state output buffer
US6154089A (en) Fast bus driver with reduced standby power consumption
EP1220071A1 (en) Semiconductor device
KR100812876B1 (en) Power supply circuit for clamping excessive input voltage at predetermined voltage
JPH06326582A (en) Electronic circuit with bicmos driving circuit
JPH07202667A (en) Semiconductor device
US5038058A (en) BiCMOS TTL output driver
US6903610B2 (en) Operational amplifying circuit and push-pull circuit
JPH07321621A (en) Semiconductor integrated circuit
KR0165986B1 (en) Bicmos logic circuit
JP2002523956A (en) Drive circuit
US5546040A (en) Power efficient transistor and method therefor
JP2637294B2 (en) Sense amplifier circuit
US6639453B2 (en) Active bias circuit having wilson and widlar configurations
JPH04167813A (en) Semiconductor integrated circuit device
US20230095590A1 (en) Bias current generation circuit and flash memory
JP2776034B2 (en) Constant current circuit
JPH06236812A (en) Drive circuit
JP2000081919A (en) Starting circuit
JP2697196B2 (en) Output circuit