JPH0689920A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH0689920A
JPH0689920A JP4240224A JP24022492A JPH0689920A JP H0689920 A JPH0689920 A JP H0689920A JP 4240224 A JP4240224 A JP 4240224A JP 24022492 A JP24022492 A JP 24022492A JP H0689920 A JPH0689920 A JP H0689920A
Authority
JP
Japan
Prior art keywords
tab
chip
lead
rolling direction
length
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4240224A
Other languages
Japanese (ja)
Other versions
JP2760231B2 (en
Inventor
Tsuneaki Tajima
恒明 田島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4240224A priority Critical patent/JP2760231B2/en
Publication of JPH0689920A publication Critical patent/JPH0689920A/en
Application granted granted Critical
Publication of JP2760231B2 publication Critical patent/JP2760231B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To reduce the size of a TAB chip without deteriorating the resistance of a lead against a mechanical stress caused by the difference in coefficient of thermal expansion between the TAB chip and a high-density board on which the chip is mounted. CONSTITUTION:In a TAB chip composed of an LSI chip 3 and a plurality of copper leads formed in a pattern from TAB tapes which are arranged around the chip 3 and constituted by sticking rolled copper plates to insulating tapes, the length of the TAB leads 5 elongated in the direction coincident with the rolling direction of the rolled copper plates is made longer than that of the TAB leads 4 elongated in the direction perpendicular to the rolling direction of the copper plates.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device.

【0002】[0002]

【従来の技術】従来、この種の半導体装置は図2に示す
ように、LSIチップ3の周囲に配置された銅リードの
長さが、圧延銅板の圧延方向と一致する方向に伸びたT
ABリード4aにおいても、また圧延銅板の圧延方向と
垂直な方向に伸びたTABリード4aにおいても同じに
なっている。
2. Description of the Related Art Conventionally, as shown in FIG. 2, in a semiconductor device of this type, a copper lead arranged around an LSI chip 3 has a length T extending in a direction coinciding with a rolling direction of a rolled copper plate.
The same applies to the AB lead 4a and the TAB lead 4a extending in the direction perpendicular to the rolling direction of the rolled copper sheet.

【0003】[0003]

【発明が解決しようとする課題】上述した従来の半導体
装置は、TABチップのTABテープを構成している圧
延銅板の引っ張り強度が、圧延銅板の圧延方向と一致す
る方向と、圧延に垂直な方向とで異なるにも拘らず、T
ABチップが実装されるプリント基板又はセラミック基
板等の高密度基板とTABチップとの熱膨張係数の差に
起因する機械的ストレスを吸収する働きをする銅リード
の長さを、引っ張り強度が弱い方の圧延方向に垂直な方
向に伸びた銅リードに合わせて長くしているので、TA
Bチップが大きくなってしまい、高密度実装の実現がで
きないという問題があった。
In the conventional semiconductor device described above, the tensile strength of the rolled copper sheet forming the TAB tape of the TAB chip is the same as the rolling direction of the rolled copper sheet and the direction perpendicular to the rolling direction. Despite being different in
The length of the copper lead that absorbs the mechanical stress caused by the difference in thermal expansion coefficient between the TAB chip and the high-density substrate such as a printed circuit board or a ceramic substrate on which the AB chip is mounted has a weaker tensile strength. Since the length is increased to match the copper lead extending in the direction perpendicular to the rolling direction of TA,
There is a problem that the B chip becomes large and high-density mounting cannot be realized.

【0004】[0004]

【課題を解決するための手段】本発明の半導体装置は、
LSIチップと、該LSIチップ周囲に配置され且つ絶
縁テープ上に圧延銅板を接着したTABテープからパタ
ーン形成された複数の銅リードとからなるTABチップ
において、圧延銅板の圧延方向と一致する方向に伸びた
リードと、これより短かい前記圧延銅板の圧延方向と垂
直な方向に伸びた銅リードとを備えている。
The semiconductor device of the present invention comprises:
A TAB chip including an LSI chip and a plurality of copper leads formed around the LSI chip and patterned from a TAB tape having a rolled copper plate adhered on an insulating tape, the TAB chip extending in a direction corresponding to the rolling direction of the rolled copper plate. Lead and a copper lead extending in a direction perpendicular to the rolling direction of the rolled copper sheet, which is shorter than the lead.

【0005】[0005]

【実施例】次に、本発明について図面を参照して説明す
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.

【0006】図1(a),(b)は本発明の一実施例を
示す平面図および断面図である。LSIチップ3につな
がるTABリード4は、絶縁テープ上に薄い圧延銅板が
接着されたTABテープをエッチング等により任意の幅
にパターン形成することで作製されている。TABリー
ド4の一端は、インナー・リード・ボンディング部6を
介してLSIチップ1と接続されており、他端はアウタ
ー・リード・ボンディング部7を介してプリント基板又
はセラミック基板からなる高密度基板8に、ハンダ付け
等の技術で接続されている。また、一般にTABリード
4はアウター・リード・ボンディング部7の近くで成形
により曲げられている。ここで、TABリード4のうち
圧延銅板の圧延方向と一致する方向に伸びた圧延方向の
TABリード5の長さが他のTABリード4より短くな
っている。
FIGS. 1A and 1B are a plan view and a sectional view showing an embodiment of the present invention. The TAB lead 4 connected to the LSI chip 3 is manufactured by patterning a TAB tape having a thin rolled copper plate adhered on an insulating tape to an arbitrary width by etching or the like. One end of the TAB lead 4 is connected to the LSI chip 1 via an inner lead bonding portion 6, and the other end is connected to an LSI chip 1 via an outer lead bonding portion 7 which is a high density substrate 8 made of a printed circuit board or a ceramic substrate. Are connected by a technique such as soldering. Further, the TAB lead 4 is generally bent near the outer lead bonding portion 7 by molding. Here, of the TAB leads 4, the length of the TAB lead 5 in the rolling direction, which extends in the direction coinciding with the rolling direction of the rolled copper sheet, is shorter than the other TAB leads 4.

【0007】近年のOA装置における小型・軽量化の急
速な進展に伴い、OA装置のポータブル化が進み、使用
される環境がたいへん厳しくなってきている。たとえば
装置の温度について見ると、夏場の炎天下と冷房の効い
た室内では40℃程度の温度差もある。一方、TABチ
ップ1と高密度基板8の周囲温度が変化すると、TAB
チップ1と高密度基板8の温度も変化し、TABチップ
1と高密度基板8の熱膨張係数の差に起因する機械的ス
トレスがTABリード4に加わる。TABリード4は薄
い銅板でできているため比較的展性を有しており、また
機械的ストレスを吸収する曲がり部を有しているためあ
る程度の繰り返すストレスには耐えるが、極端な温度差
や繰り返すストレスが長時間続くとTABリード4の断
線が発生してしまう。TABリード4の断線は、その
幅,厚さ,長さ,材料の引っ張り強度に関係するが、
幅,厚さが通常同じであるTABチップ4では長さと材
料の引っ張り強度でTABリード4の強さが決まり、長
さが長い程、引っ張り強度が大きい程機械的ストレスに
対し強い。
Along with the rapid progress of downsizing and weight saving of OA devices in recent years, OA devices are becoming more portable, and the environment in which they are used has become extremely severe. For example, looking at the temperature of the device, there is a temperature difference of about 40 ° C. between the hot weather in summer and the air-conditioned room. On the other hand, if the ambient temperature of the TAB chip 1 and the high-density substrate 8 changes, the TAB
The temperatures of the chip 1 and the high-density substrate 8 also change, and mechanical stress due to the difference in thermal expansion coefficient between the TAB chip 1 and the high-density substrate 8 is applied to the TAB lead 4. Since the TAB lead 4 is made of a thin copper plate, it is relatively malleable, and since it has a bent portion that absorbs mechanical stress, it can withstand repeated repeated stress to some extent, but extreme temperature differences and If the repeated stress continues for a long time, the TAB lead 4 is broken. The disconnection of the TAB lead 4 is related to its width, thickness, length and tensile strength of the material,
In the TAB chip 4 having the same width and thickness, the length and the tensile strength of the material determine the strength of the TAB lead 4. The longer the length and the larger the tensile strength, the stronger the mechanical stress.

【0008】TABリード4に使われる圧延銅板は、そ
の圧延方向の引っ張り強度が、圧延方向と垂直な方向の
引っ張り強度より大きいため、引っ張り強度が大きい分
だけ圧延方向に伸びた圧延方向のTABリード5の長さ
を短くしてもTABチップ1全体としてのATBリード
4の強さは変わらない。従って、圧延方向に伸びた圧延
方向のTABリード5の長さを短くすることで、TAB
チップ1の大きさを小さくすることができ、高密度実装
の実現が可能になる。また、圧延方向のTABリード5
の長さを短くすると、TABチップ1の辺によってTA
Bリード4の長さが異なってしまうが、成形・切断金型
をそれに合わせて作製するだけで製造上の問題は何も発
生しない。
The rolled copper sheet used for the TAB lead 4 has a tensile strength in the rolling direction larger than that in the direction perpendicular to the rolling direction. Therefore, the TAB lead in the rolling direction extended in the rolling direction by the amount corresponding to the larger tensile strength. Even if the length of 5 is shortened, the strength of the ATB lead 4 in the TAB chip 1 as a whole does not change. Therefore, by shortening the length of the TAB lead 5 extending in the rolling direction,
The size of the chip 1 can be reduced, and high-density mounting can be realized. Also, the TAB lead 5 in the rolling direction
When the length of the TAB chip 1 is shortened, the TA
Although the lengths of the B leads 4 are different, there is no problem in manufacturing only by forming the molding / cutting mold in accordance with the length.

【0009】[0009]

【発明の効果】以上説明したように本発明は、TABチ
ップのリードの長さについて、リードの素材である圧延
銅板の圧延方向と一致する方向に伸びたリードの長さを
他のリードより短くすることによりTABチップを小型
化でき、高密度実装が可能になるという効果がある。
As described above, according to the present invention, with respect to the lead length of the TAB chip, the length of the lead extending in the direction coinciding with the rolling direction of the rolled copper plate which is the material of the lead is shorter than the other leads. By doing so, there is an effect that the TAB chip can be downsized and high-density mounting can be realized.

【図面の簡単な説明】[Brief description of drawings]

【図1】(a),(b)は本発明の一実施例を示す平面
図および断面図である。
1A and 1B are a plan view and a cross-sectional view showing an embodiment of the present invention.

【図2】従来の一例を示す平面図である。FIG. 2 is a plan view showing a conventional example.

【符号の説明】[Explanation of symbols]

1 TABチップ 2 TABチップ 3 LSIチップ 4 TABリード 5 圧延方向のTABリード 6 インナー・リード・ボンディング部 7 アウター・リード・ボンディング部 8 高密度基板 1 TAB Chip 2 TAB Chip 3 LSI Chip 4 TAB Lead 5 TAB Lead in Rolling Direction 6 Inner Lead Bonding Part 7 Outer Lead Bonding Part 8 High Density Substrate

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 LSIチップと、該LSIチップ周囲に
配置され且つ絶縁テープ上に圧延銅板を接着したTAB
テープからパターン形成された複数の銅リードとからな
るTABチップを有する半導体装置において、前記圧延
銅板の圧延方向と一致する方向に伸びた銅リードの長さ
を前記圧延銅板の圧延方向と垂直な方向に伸びた銅リー
ドの長さより短くしたことを特徴とする半導体装置。
1. A TAB having an LSI chip and a rolled copper plate which is arranged around the LSI chip and is adhered onto an insulating tape.
In a semiconductor device having a TAB chip composed of a plurality of copper leads patterned from a tape, the length of the copper leads extending in a direction coinciding with the rolling direction of the rolled copper plate is a direction perpendicular to the rolling direction of the rolled copper plate. A semiconductor device characterized in that it is shorter than the length of the copper lead extended to.
JP4240224A 1992-09-09 1992-09-09 Semiconductor device Expired - Fee Related JP2760231B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4240224A JP2760231B2 (en) 1992-09-09 1992-09-09 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4240224A JP2760231B2 (en) 1992-09-09 1992-09-09 Semiconductor device

Publications (2)

Publication Number Publication Date
JPH0689920A true JPH0689920A (en) 1994-03-29
JP2760231B2 JP2760231B2 (en) 1998-05-28

Family

ID=17056299

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4240224A Expired - Fee Related JP2760231B2 (en) 1992-09-09 1992-09-09 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2760231B2 (en)

Also Published As

Publication number Publication date
JP2760231B2 (en) 1998-05-28

Similar Documents

Publication Publication Date Title
JP3157362B2 (en) Semiconductor device
JPS57201058A (en) Insulated semiconductor device
JP2566341B2 (en) Semiconductor device
JPH0689920A (en) Semiconductor device
JPS63310139A (en) Semiconductor device and its manufacture
JPH05166969A (en) Semiconductor device
US5736234A (en) Multilayer printed circuit board having latticed films on an interconnection layer
JP3199058B2 (en) Semiconductor device
KR101878035B1 (en) Circuit board
JPH05259223A (en) Film carrier tape
JP2833152B2 (en) Semiconductor device
JP3337781B2 (en) Lead frame and TAB tape
US20020149055A1 (en) Semiconductor device including insulating substrate formed of single-crystal silicon chip
JPH07320542A (en) Directly copper bonded substrate
JPS5924542B2 (en) Method for manufacturing substrates for semiconductor devices
JPH05121587A (en) Semiconductor device
JPH05177856A (en) Thermal head
JP2773506B2 (en) Terminal structure of superconducting wiring and its forming method
JPS63302543A (en) Semiconductor device
JPS61203700A (en) Electronic circuit apparatus
KR200213529Y1 (en) Carrier frame structure for semiconductor package manufacturing
JP2936255B2 (en) Manufacturing method of ceramic package
JP2959144B2 (en) Lead frame manufacturing method
JPS5953699B2 (en) Resin sealing method
JPH06302717A (en) Semiconductor integrated circuit device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19980217

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080320

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090320

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees