JPH0681194B2 - Switching system signal transmission method - Google Patents
Switching system signal transmission methodInfo
- Publication number
- JPH0681194B2 JPH0681194B2 JP60241879A JP24187985A JPH0681194B2 JP H0681194 B2 JPH0681194 B2 JP H0681194B2 JP 60241879 A JP60241879 A JP 60241879A JP 24187985 A JP24187985 A JP 24187985A JP H0681194 B2 JPH0681194 B2 JP H0681194B2
- Authority
- JP
- Japan
- Prior art keywords
- board
- information
- signal
- call
- speech
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Monitoring And Testing Of Exchanges (AREA)
Description
【発明の詳細な説明】 産業上の利用分野 本発明はPCM端局装置における交換機閉塞信号送出方式
に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an exchange blocking signal transmission system in a PCM terminal station device.
従来の技術 従来のPCM端局装置は、各通話盤の信号情報の時分割出
力をワイアードOR接続することにより多重化している為
に、通話路盤の未実装により当該通話路へ送出される信
号情報が固定パターンとなることを利用して対向装置の
当該通話路を閉塞する方法をとつていた。Conventional technology Conventional PCM terminal equipment multiplexes the time division output of the signal information of each communication board by wired OR connection, so the signal information sent to the communication path due to the unimplementation of the communication path board A fixed pattern is used to close the communication path of the opposite device.
第３図は従来の交換機閉塞信号送出方式の例を示すブロ
ツク図で、第４図はその動作を示すタイムチヤートであ
る。FIG. 3 is a block diagram showing an example of a conventional exchange blocking signal transmission system, and FIG. 4 is a time chart showing its operation.
第３図において、第１の通話路盤11から第ｎ（ｎは自然
数）の通話路盤15の各通話路盤の時分割出力は、抵抗16
によりプルアツプされ、多重回路17に供給されている。
ここで、多重回路17から切り離された第（ｎ−１）の通
話路盤14の信号情報が時分割出力される第４図の信号11
0のTn−１の時間において多重回路入力はプルアツプ抵
抗16により“H"レベルに固定される。CCITT勧告のG.732
によれば、信号情報（Channel Associated Signallin
g）の伝送用ビツトとして１通話路当り４ビツト用意さ
れている。In FIG. 3, the time-divisional output of each speech path board from the first speech path board 11 to the n-th (n is a natural number) speech path board 15 is the resistance 16
Is pulled up by and supplied to the multiplexing circuit 17.
Here, the signal information of the (n-1) th speech path board 14 separated from the multiplexing circuit 17 is time-divisionally output, and the signal 11 of FIG.
At time Tn- 1 of 0, the input of the multiplex circuit is fixed to the "H" level by the pull-up resistor 16. CCITT Recommendation G.732
According to the signal information (Channel Associated Signallin
4 bits are prepared for each channel as the transmission bit of g).
従来の方式においては、この４ビツトのうち使用してい
るビツトを通話路盤の未実装によつて前記“H"レベルを
多重回路17から論理値“1"として送出することにより、
対向装置の通話路盤では交換機に対し閉塞信号を送出し
ていた。In the conventional system, the bit used among these 4 bits is sent out as the logical value "1" from the multiplexing circuit 17 by the fact that the "H" level is sent out by not mounting the speech path board.
On the call path board of the opposite device, a blocking signal was sent to the exchange.
発明が解決しようとする問題点 しかしながら、上述した従来の交換機閉塞信号送出方式
では、通話路盤の未実装により当該通話路の信号情報タ
イムスロツトに送出される１通話路当り４ビツトのすべ
て又は一部のビツトを論理値“1"と“0"の任意の組み合
わせで送出することや、通話路毎に異なつた交換機閉塞
信号を送出することが不可能であつた。DISCLOSURE OF THE INVENTION Problems to be Solved by the Invention However, in the above-mentioned conventional exchange blockage signal transmission system, all or a part of 4 bits per channel transmitted to the signal information time slot of the channel concerned due to the non-implementation of the channel board. It was impossible to send the bit of the above with an arbitrary combination of logical values "1" and "0", or to send different switch blocking signals for each communication path.
本発明は従来の上記事情に鑑みてなされたものであり、
従つて本発明の目的は、従来の技術に内在する上記欠点
を解消することにある。The present invention has been made in view of the above circumstances,
Therefore, it is an object of the present invention to eliminate the above-mentioned drawbacks inherent in the prior art.
問題点を解決するための手段 上記目的を達成する為に、本発明に係る交換機閉塞信号
方式は、各通話路盤が未実装であることを検出する通話
路盤未実装情報検出回路と、通話路毎に対応する交換機
閉塞信号を装置外部から任意に設定記憶する手段と、前
記記憶手段から呼び出した交換機閉塞信号を多重化フレ
ームの当該信号情報タイムスロツトに送出する多重回路
とを有して構成される。Means for Solving the Problems In order to achieve the above-mentioned object, a switching device blockage signaling system according to the present invention includes a communication path board unmounted information detection circuit for detecting that each communication path board is not mounted, and And means for arbitrarily setting and storing an exchange blocking signal corresponding to the above from outside the apparatus, and a multiplexing circuit for transmitting the exchange blocking signal called from the storage means to the signal information time slot of the multiplexing frame. .
実施例 次に、本発明をその好ましい一実施例について図面を参
照して具体的に説明する。Embodiment Next, the present invention will be described in detail with reference to the drawings for a preferred embodiment thereof.
第１図は本発明の一実施例を示すブロツク構成図であ
り、第２図はその動作例を示すタイムチヤートである。FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a time chart showing an example of its operation.
第１図において、第１の通話路盤１から第ｎの通話路盤
５の時分割出力された信号情報はそれぞれ多重回路10に
ワイヤードOR接続されている。更に、通話路盤毎に時分
割出力されている信号情報と同じタイミングで各通話路
盤の実装を示すべく、“L"レベルが通話路盤未実装検出
回路８にワイヤードOR接続されている。In FIG. 1, the signal information that is time-divisionally output from the first call path board 1 to the n-th call path board 5 is wired-OR connected to a multiplexing circuit 10. Further, the "L" level is wired-OR connected to the speech path panel non-mounting detection circuit 8 to indicate the mounting of each speech channel board at the same timing as the signal information which is time-divisionally output for each speech channel board.
ここで第（ｎ−１）の通話路盤４が未実装である場合に
は、第（ｎ−１）の通話路盤の未実装状態を示す第２図
の信号104ののTn−１の時間には“L"レベルが出力され
ないために、プルアップ抵抗６により通話路盤未実装検
出回路８に“H"レベルが供給される。通話路盤未実装検
出回路８では該“H"レベルにより第（ｎ−１）の通話路
盤４や未実装であるために通話不能であることを検出
し、予め交換機閉塞信号用メモリ９に書き込まれていた
当該通話路に対応する交換機閉塞信号を呼び出す。多重
回路10では呼び出された交換機閉塞信号を第（ｎ−１）
の通話路盤４の信号情報を送出するために割り当てられ
ている多重化フレームの信号情報タイムスロツトに挿入
し、他通話路盤の情報とともに多重送出する。Here, when the (n- 1 ) th call route board 4 is not mounted, at the time of Tn- 1 of the signal 104 of FIG. 2 showing the unmounted state of the (n- 1 ) th call route board. Since the "L" level is not output, the pull-up resistor 6 supplies the "H" level to the speech path unmounted detection circuit 8. The call path unmounted detection circuit 8 detects that the call is not possible because the (n- 1 ) th call path 4 is not installed and is not written in the exchange blocking signal memory 9 in advance based on the "H" level. The switch blockage signal corresponding to the relevant communication path was called. In the multiplex circuit 10, the called exchange blocking signal is sent to the (n- 1 ) th
It is inserted in the signal information time slot of the multiplexed frame allocated for transmitting the signal information of the other communication path board 4 and is multiplexed together with the information of the other communication path boards.
発明の効果 以上説明したように、本発明によれば、各通話路盤の未
実装を検出し、予め通話路毎に設定された交換機閉塞信
号を信号情報タイムスロツトに挿入することにより、信
号情報伝送用として通話路当り用意されている４ビツト
を任意のパターンとして送出することが可能となる。EFFECTS OF THE INVENTION As described above, according to the present invention, it is possible to detect the non-mounting of each call path board and insert the switch block signal preset for each call path into the signal information time slot to transmit the signal information. It is possible to send 4 bits prepared for each communication path as an arbitrary pattern.
また、通話路毎に対応した交換機閉塞信号メモリを用意
することで通話路毎にに異なつたパターンを送出するこ
とも可能となる。Further, it is possible to send out different patterns for each communication path by preparing an exchange blocking signal memory corresponding to each communication path.
更に、各通話路盤で障害が発生したときにおいても、当
該通話路盤から通話路盤未実装時と同様に通話路盤未実
装検出回路に対し“H"レベルを送出すれば同様の効果が
期待できる。Further, even when a failure occurs in each speech path board, the same effect can be expected if the "H" level is sent from the speech path board to the speech path board unmounted detection circuit as in the case where the speech path board is not mounted.
第１図は本発明の一実施例を示すブロツク構成図、第２
図は本発明の一実施例におけるタイムチヤート、第３図
は従来の交換機閉塞信号送出方式の一例を示すブロツク
図、第４図はそのタイムチヤート、第５図はCCITT勧告
G.732に従つて送出される多重PCM信号を示すタイムチヤ
ートである。 １、11……第１の通話路盤、２、12……第２の通話路
盤、３、13……第（ｎ−２）の通話路盤、４、14……第
（ｎ−１）の通話路盤、５、15……第ｎの通話路盤、
６、７、16……プルアツプ抵抗、８……通話路盤未実装
検出回路、９……交換機閉塞信号用メモリ、10、17……
多重回路、101……第１の通話路盤の未実装情報、102…
…第２の通話路盤の未実装情報、103……第（ｎ−２）
の通話路盤の未実装情報、104……第（ｎ−１）の通話
路盤の未実装情報、105……第ｎの通話路盤の未実装情
報、106……通話路盤未実装検出回路の入力情報、107…
…第１の通話路盤の出力情報、108……第２の通話路盤
の出力情報、109……第（ｎ−２）の通話路盤の出力情
報、110……第（ｎ−１）の通話路盤の出力情報、111…
…第ｎの通話路盤の出力情報、112……多重回路入力情
報、ａ〜ｄ……信号情報FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG.
FIG. 3 is a time chart in one embodiment of the present invention, FIG. 3 is a block diagram showing an example of a conventional exchange blocking signal transmission system, FIG. 4 is its time chart, and FIG. 5 is CCITT recommendation.
It is a time chart showing a multiplex PCM signal transmitted in accordance with G.732. 1, 11 ... first call road board, 2, 12 ... second call road board, 3, 13 ... (n- 2 ) call road board, 4, 14 ... (n- 1 ) call Roadbed, 5, 15 ... nth call roadbed,
6, 7, 16 ...... Pull-up resistor, 8 ...... Call path board unmounted detection circuit, 9 ...... Switch blocking signal memory, 10, 17 ......
Multiplexed circuit, 101 ... Information on unimplemented first call route board, 102 ...
... Unmounted information of the second call route board, 103 ... (n- 2 )
No. information of the call route board of No. 104, ......... Information of the non-implementation of the (n- 1 ) th call route board, 105 ... Information of the non-implementation of the nth call route board, 106 .... , 107 ...
... Output information of the first call road board, 108 ... Output information of the second call road board, 109 ... Output information of the (n- 2 ) th call road board, 110 ... (N- 1 ) call road board Output information of, 111…
... output information of the n-th call path board, 112 ... multiplex circuit input information, a to d ... signal information
───────────────────────────────────────────────────── フロントページの続き (72)発明者 竹内 雅春 東京都港区芝５丁目33番１号 日本電気株 式会社内 (56)参考文献 特開 昭57−109442（ＪＰ，Ａ) ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Masaharu Takeuchi 5-33-1 Shiba, Minato-ku, Tokyo Inside NEC Corporation (56) Reference JP-A-57-109442 (JP, A)
Claims (1)
置において、単一又は複数の通話路を有する通話路盤が
未実装であることを検出する未実装検出手段と、装置外
部より任意に設定可能な各通話路盤に対応する交換機閉
塞信号を記憶する記憶手段とを具備し、前記未実装検出
手段からの情報により、多重化フレームの当該信号情報
タイムスロツトへ予め設定された前記交換機閉塞信号を
送出することを特徴とする交換機閉塞信号送出方式。1. In a PCM terminal station device for multiplexing a plurality of speech path information, an unimplemented detection means for detecting that a speech path board having a single or a plurality of speech paths is not mounted, and an optional device from outside the device. Storage means for storing a switch block signal corresponding to each call path board that can be set to the switch block, and the switch block preset to the signal information time slot of the multiplexed frame according to the information from the unmounted detector. An exchange blocking signal transmission method characterized by transmitting a signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60241879A JPH0681194B2 (en) | 1985-10-29 | 1985-10-29 | Switching system signal transmission method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60241879A JPH0681194B2 (en) | 1985-10-29 | 1985-10-29 | Switching system signal transmission method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62102655A JPS62102655A (en) | 1987-05-13 |
| JPH0681194B2 true JPH0681194B2 (en) | 1994-10-12 |
Family
ID=17080896
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60241879A Expired - Lifetime JPH0681194B2 (en) | 1985-10-29 | 1985-10-29 | Switching system signal transmission method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0681194B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0504667A2 (en) * | 1991-03-22 | 1992-09-23 | Siemens Aktiengesellschaft | Method and arrangement for the transmission of alarm messages in a flexible multiplexer |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57109442A (en) * | 1980-12-26 | 1982-07-07 | Fujitsu Ltd | Blocking system for connection signal converting device of pcm terminal station equipment |
-
1985
- 1985-10-29 JP JP60241879A patent/JPH0681194B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62102655A (en) | 1987-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2559411B2 (en) | Digital transmission system | |
| US4694453A (en) | System for adjusting signal transmission timing in time-division multiplexing signal transmission | |
| CA1266536C (en) | High speed bit interleaved time division multiplexer for multinode communication systems | |
| JP3094087B2 (en) | Interface unit | |
| US5347576A (en) | Line interface unit retrofit circuit | |
| KR890702397A (en) | Digital Data Communication Terminal and Its Modules | |
| EP0202205A1 (en) | Telecommunication system for alternatingly transmitting circuit-switched and packet-switched information | |
| KR870001714A (en) | Remote Digital Carrier Alert and Terminal By-pass System | |
| US4796278A (en) | Repeater for digital communication system | |
| US4516236A (en) | Full-duplex transmission of bit streams serially and in bit-synchronism on a bus between two terminals. | |
| CA2047641A1 (en) | Basic rate interface | |
| JPH0681194B2 (en) | Switching system signal transmission method | |
| CA1310436C (en) | Tdm data transmission system | |
| IE50017B1 (en) | Digital telephone system | |
| JP2978608B2 (en) | Digital trunk for receiving in-band line signals | |
| JPH07123247B2 (en) | Digital data transmission method | |
| CA1296413C (en) | Digital key telephone system | |
| KR100217939B1 (en) | Subscriber board improved group delay | |
| JP3115067B2 (en) | Signaling data transmission method | |
| CA1189928A (en) | Full-duplex transmission of bit streams serially and in bit-synchronism on a bus between two terminals | |
| JPS60261237A (en) | Time division multiplex transmitting system | |
| JPS6139661A (en) | Circuit editing device | |
| KR870003631A (en) | Communication control method of time division multiple communication | |
| JPS60157350A (en) | Transmission system of digital subscriber line | |
| JPH0340559B2 (en) |