JPH0661763A - High frequency amplifier circuit - Google Patents

High frequency amplifier circuit

Info

Publication number
JPH0661763A
JPH0661763A JP4208317A JP20831792A JPH0661763A JP H0661763 A JPH0661763 A JP H0661763A JP 4208317 A JP4208317 A JP 4208317A JP 20831792 A JP20831792 A JP 20831792A JP H0661763 A JPH0661763 A JP H0661763A
Authority
JP
Japan
Prior art keywords
high frequency
bias voltage
transistor
frequency amplifier
emitter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4208317A
Other languages
Japanese (ja)
Other versions
JP2906847B2 (en
Inventor
Hideki Ikuta
秀輝 生田
Mitsuhiko Mitsuyasu
光彦 満保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4208317A priority Critical patent/JP2906847B2/en
Publication of JPH0661763A publication Critical patent/JPH0661763A/en
Application granted granted Critical
Publication of JP2906847B2 publication Critical patent/JP2906847B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)

Abstract

PURPOSE:To provide a circuit suitable for circuit integration by reducing the circuit scale with respect to the high frequency amplifier circuit used for, e.g. a digital portable telephone set. CONSTITUTION:The high frequency amplifier circuit comprising a 1st bias voltage application section 3a in which a collector of a 2nd transistor(TR) whose emitter connects to a constant current source connects to an emitter and a base of a 3rd TR via a resistor and a capacitor and a DC voltage is fed to a collector of a 3rd TR and comprising a 1st bias voltage application section 3a applying a bias voltage to the 1st high frequency amplifier section is provided with a 2nd high frequency amplifier section 2b, a bias voltage application section 3b and a changeover section 4 interrupting the application of a DC voltage in the DC voltages fed to the 1st and 2nd high frequency amplifier sections, emitters of the 3rd TR are directly connected and a high frequency signal is extracted via a DC block capacitor and a reference voltage is applied in common to 1st and 2nd bias voltage application sections.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、例えば、デイジタル携
帯電話で使用する高周波増幅回路に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a high frequency amplifier circuit used in, for example, a digital mobile phone.

【0002】デイジタル携帯電話等の移動通信装置は、
小型・低消費電力化の傾向にある。この為、増幅回路と
しても回路規模を縮小してIC化に適した回路にすること
が必要である。
Mobile communication devices such as digital mobile phones are
It tends to be smaller and consume less power. For this reason, it is necessary to reduce the circuit scale of the amplifier circuit and make it suitable for IC.

【0003】[0003]

【従来の技術】図6は従来例の構成図である。通常、デ
イジタル携帯電話等に使用される高周波増幅回路では、
図に示す様に高周波増幅部分12が送受兼用アンテナANT2
から受信された信号を増幅して高周波スイッチ13に加
え、高周波増幅部分11が受信専用アンテナANT1から受信
された信号を増幅して同じく高周波スイッチ13に加え
る。そこで、高周波スイッチは外部からの制御信号に対
応して、何れか一方の高周波増幅部分の出力を選択して
外部に送出する。なお、15は送信部、14は送受分波器で
ある。
2. Description of the Related Art FIG. 6 is a block diagram of a conventional example. Normally, in the high frequency amplifier circuit used for digital mobile phones,
As shown in the figure, the high-frequency amplification part 12 is the antenna ANT 2
The signal received from is amplified and added to the high frequency switch 13, and the high frequency amplification part 11 amplifies the signal received from the reception-only antenna ANT 1 and added to the high frequency switch 13. Therefore, the high frequency switch selects the output of either one of the high frequency amplifying portions in accordance with a control signal from the outside and sends it to the outside. In addition, 15 is a transmitter and 14 is a duplexer.

【0004】ここで、高周波スイッチは、例えば、GaAs
FETを使用したMMIC (モノリシック・マイクロ波IC) ス
イッチが使用されており、選択されなかった側の増幅部
分を電気的に切り離すので、切り離されなかった高周波
増幅部分に対しては、切り離した高周波増幅部分の影響
をなくして特性の劣化を防いでいる。
Here, the high frequency switch is, for example, GaAs.
A MMIC (monolithic microwave IC) switch using FET is used, and the amplification part on the non-selected side is electrically separated, so the high-frequency amplification part that was not separated is separated from the high-frequency amplification part. The deterioration of the characteristics is prevented by eliminating the influence of the parts.

【0005】[0005]

【発明が解決しようとする課題】ここで、高周波増幅回
路のIC化を考えた場合、高周波増幅部分などは価格、量
産性の点からシリコン・バイポーラトランジスタが用い
られるが、高周波スイッチはシリコン・バイポーラトラ
ンジスタで構成することが技術的に困難の為、別のIC(
例えば、GaAsのIC) となって2種類のICが必要となる。
Here, when considering a high frequency amplifier circuit as an IC, a silicon bipolar transistor is used for the high frequency amplifier part in terms of price and mass productivity, but the high frequency switch is a silicon bipolar transistor. Since it is technically difficult to configure with a transistor, another IC (
For example, two types of ICs are required as GaAs ICs).

【0006】この為、高周波スイッチを使用している上
記の高周波増幅回路はIC化には適さず、回路規模の縮小
が困難と云う問題がある。本発明は、回路規模を縮小し
てIC化に適した回路の提供を図ることを目的とする。
Therefore, the above-mentioned high-frequency amplifier circuit using the high-frequency switch is not suitable for use as an IC, and there is a problem that it is difficult to reduce the circuit scale. It is an object of the present invention to reduce the circuit scale and provide a circuit suitable for use in an IC.

【0007】[0007]

【課題を解決するための手段】図1は第1,第2の本発
明の原理構成図である。図中、2aは第1のトランジスタ
のエミッタが抵抗で接地され、コレクタがコンデンサで
接地されると共に、第2のトランジスタのエミッタに接
続され、該第2のトランジスタのコレクタが抵抗及びコ
ンデンサを介して第3のトランジスタのエミッタ及びベ
ースに接続されており、該第3のトランジスタのコレク
タに直流電圧が供給され、高周波信号が該第2のトラン
ジスタのベースに入力し、該第3のトランジスタのエミ
ッタから出力する第1の高周波増幅部分である。
FIG. 1 is a block diagram showing the principle of the first and second aspects of the present invention. In the figure, 2a indicates that the emitter of the first transistor is grounded by a resistor, the collector is grounded by a capacitor, and is connected to the emitter of a second transistor, and the collector of the second transistor is connected via a resistor and a capacitor. It is connected to the emitter and the base of the third transistor, the direct current voltage is supplied to the collector of the third transistor, the high frequency signal is input to the base of the second transistor, and the emitter of the third transistor is supplied. This is the first high-frequency amplification portion for output.

【0008】3aは印加される基準電圧を用いて、所定の
バイアス電圧を生成して該第1〜第3のトランジスタの
ベースに供給する第1のバイアス電圧供給部分、2bは第
1の高周波増幅部分と同一構成、同一機能の第2の高周
波増幅部分、3bは第1のバイアス電圧供給部分と同一構
成、同一機能の第2のバイアス電圧供給部分、4は印加
する切替信号の状態に対応して、該第1,第2の高周波
増幅部分に供給される直流電圧のうち、一方の直流電圧
の供給を断にする切替部分である。
Reference numeral 3a is a first bias voltage supply portion for generating a predetermined bias voltage using the applied reference voltage and supplying it to the bases of the first to third transistors, and 2b is a first high frequency amplifier. A second high-frequency amplification part having the same configuration and function as the part, 3b has a second bias voltage supply part having the same configuration and function as the first bias voltage supply part, and 4 corresponds to the state of the switching signal to be applied. Of the DC voltage supplied to the first and second high frequency amplifying parts, one of the DC voltages is switched off.

【0009】第1の本発明は、第1,第2の高周波増幅
部分中の第3のトランジスタのエミッタ相互間を直接接
続し、直流阻止用コンデンサを介して高周波信号を取り
出すと共に、基準電圧を該第1,第2のバイアス電圧供
給部分の両方に印加する構成にした。
According to the first aspect of the present invention, the emitters of the third transistor in the first and second high frequency amplifying portions are directly connected to each other, the high frequency signal is taken out through the DC blocking capacitor, and the reference voltage is set. The configuration is such that it is applied to both the first and second bias voltage supply portions.

【0010】第2の本発明は、基準電圧を第1,第2の
抵抗を介して、該第1,第2のバイアス電圧供給部分に
共通に印加する構成にした。
In the second aspect of the present invention, the reference voltage is commonly applied to the first and second bias voltage supply portions via the first and second resistors.

【0011】[0011]

【作用】第1の本発明は、2つの高周波増幅部分の出力
端を直流的に直結することにより、他方の高周波増幅部
分の直流電圧(VCC) を切替部分でオフにした時、一方の
高周波増幅部分の出力端に現れた直流電圧が他方の高周
波増幅部分の出力端にも現れ、この増幅部分の出力イン
ピーダンスを高インピーダンスにさせる(詳細後述す
る)。この為、高周波スイッチを設けなくても、一方の
高周波増幅部分は他方の高周波増幅部分の影響を殆ど受
けない様になる。
According to the first aspect of the present invention, by directly connecting the output terminals of the two high-frequency amplification parts in terms of direct current, one of the high-frequency amplification parts is turned off when the DC voltage (V CC ) of the other high-frequency amplification part is turned off at the switching part. The DC voltage appearing at the output end of the high frequency amplifying part also appears at the output end of the other high frequency amplifying part, and makes the output impedance of this amplifying part high impedance (described later in detail). Therefore, even if the high frequency switch is not provided, one high frequency amplifying portion is hardly affected by the other high frequency amplifying portion.

【0012】なお、出力端を直結しているので、動作し
ていない高周波増幅部分に数 100μA 程度の漏洩電流が
流れる。第2の本発明は、上記の漏洩電流をより少なく
する為、基準電圧を、例えば、数キロオームから数十キ
ロオームの抵抗を介して第1,第2のバイアス電圧供給
部分の両方に印加する。これにより、他方の高周波増幅
部分に印加する基準電圧が低下するので漏洩電流が低下
し、この増幅部分の消費電力が低下する。
Since the output terminal is directly connected, a leakage current of about several hundred μA flows in the high frequency amplification section which is not operating. In the second aspect of the present invention, in order to reduce the leakage current, the reference voltage is applied to both the first and second bias voltage supply portions via a resistor of, for example, several kilohms to several tens of kilohms. As a result, the reference voltage applied to the other high-frequency amplification section drops, so the leakage current drops and the power consumption of this amplification section drops.

【0013】即ち、回路規模を縮小してIC化に適した回
路の提供が図れる。
That is, it is possible to reduce the circuit scale and provide a circuit suitable for use in an IC.

【0014】[0014]

【実施例】図2は第1,第2の本発明の実施例の構成
図、図3は増幅器の出力インピーダンス説明図、図4は
増幅器の利得特性図、図5は第2の本発明を利用した周
波数変換部構成図である。
FIG. 2 is a block diagram of the first and second embodiments of the present invention, FIG. 3 is an explanatory diagram of the output impedance of an amplifier, FIG. 4 is a gain characteristic diagram of the amplifier, and FIG. It is a frequency conversion part block diagram used.

【0015】ここで、スイッチSW1, SW2は切替部分の構
成部分である。また、全図を通じて同一符号は同一対象
物を示す。以下、スイッチSW1, SW2の状態は実線の状態
( 高周波増幅部分2aが動作状態、高周波増幅部分2bは非
動作状態) にあり、抵抗R7a, R7b は0として、図3,
図4を参照して図2の動作を説明する。なお、スイッチ
を駆動する制御信号は外部から印加されるものとする。
Here, the switches SW 1 and SW 2 are components of the switching portion. In addition, the same reference numerals denote the same objects throughout the drawings. Below, switches SW 1 and SW 2 are in solid line.
As shown in FIG. 3, the resistors R 7a and R 7b are set to 0 (the high frequency amplification part 2a is in the operating state and the high frequency amplification part 2b is in the non-operating state).
The operation of FIG. 2 will be described with reference to FIG. The control signal for driving the switch is applied from the outside.

【0016】先ず、バイアス電圧供給部分3aは、トラン
ジスタQ21a( 以下、Q21aと省略する), Q22a , Q23aのベ
ースに必要なベース電圧を供給する為のものであり、4
個のトランジスタQ31a, Q32a, Q33a, Q34aを縦方向に1
列に積み重ねて接続する構成になっているので、各段の
トランジスタを通る毎に電圧 Vccよりも電圧が低下する
様になっている。
[0016] First, the bias voltage supply section 3a includes a transistor Q 21a (hereinafter, abbreviated as Q 21a), is intended for supplying a base voltage necessary based Q 22a, Q 23a, 4
1 transistors Q 31a , Q 32a , Q 33a , Q 34a in the vertical direction
Since they are stacked and connected in a row, the voltage drops below the voltage Vcc each time they pass through the transistor in each stage.

【0017】例えば、 Vcc= +5V とすると、Q34aの V
beは約0.8VであるからQ34aのエミッタ電圧は4.2Vとな
る。そして、基準電圧生成部分4から供給されるQ33a
ベース電圧が、例えば+2.8Vとすると、Q33aのエミッタ
電圧は+2V, Q32aのエミッタ電圧は+1.2Vとなり、これ
らの電圧がQ23a, Q22a, Q21aのベースに印加される。な
お、Q33a, Q32aの Vbeは上記と同様に約0.8Vとしてあ
る。
For example, if V cc = + 5V, V of Q 34a
Since be is about 0.8V, the emitter voltage of Q 34a is 4.2V. Then, if the base voltage of Q 33a supplied from the reference voltage generation part 4 is, for example, + 2.8V, the emitter voltage of Q 33a is + 2V, the emitter voltage of Q 32a is + 1.2V, and these voltages are Q 23a. , Q 22a , Q 21a applied to the base. The V be of Q 33a and Q 32a is set to about 0.8V as above.

【0018】さて、この様なバイアス電圧が印加したQ
22aのベースに、コンデンサC11 を介して高周波信号が
加えられると、高周波信号はQ22aのコレクタ、コンデン
サC5を介してQ23aのベースに加えられる。そこで、Q23a
で更に増幅されてエミッタから増幅された高周波信号が
コンデンサC13,端子OUT を介して出力される。
Now, the Q applied with such a bias voltage
When a high frequency signal is applied to the base of 22a via the capacitor C 11 , the high frequency signal is applied to the collector of Q 22a and the base of Q 23a via the capacitor C 5 . So Q 23a
The high-frequency signal further amplified by and then amplified from the emitter is output via the capacitor C 13 and the terminal OUT.

【0019】この時、基準電圧生成部分5から動作状態
にある高周波増幅部分のQ33aに流れる直流電流は、数μ
A 程度である。しかし、非動作状態にある高周波増幅部
分2bは、動作時に VccからQ23b, Q22b, Q21Bを介して流
れていた電流が、基準電圧源から流れる為に数μA から
数10μA へと増加する。
At this time, the direct current flowing from the reference voltage generating section 5 to Q 33a of the operating high frequency amplifying section is several μm.
It is about A. However, the high frequency amplifier portion 2b in a non-operating state, Q 23b from V cc during operation, Q 22b, a current which has been flowing through the Q 21B, to several 10μA from several μA to flow from the reference voltage source increases To do.

【0020】これにより、Q21bに電圧が発生するが、Q
23aのエミッタ電圧=Q23bのエミッタ電圧との間に電位
差があるので、Q22b, Q21bを介して正常時の数分の1の
電流が流れ、高周波増幅部分2bの出力インピーダンスが
高くなる。
As a result, a voltage is generated at Q 21b.
Since there is a potential difference between the emitter voltage of 23a and the emitter voltage of Q 23b, a fraction of the normal current flows through Q 22b and Q 21b, and the output impedance of the high frequency amplification portion 2b increases.

【0021】図3は1つの高周波増幅部分を、動作状態
にした時の出力インピーダンス(A1−A1´)、非動作状
態にした時の出力インピーダンス(A2−A2´)、非動作
状態であるが、Q23bのエミッタに動作状態と同じエミッ
タ電圧を印加した時の出力インピーダンス (B1−B1´)
をスミス線図上に示したものである。
FIG. 3 shows the output impedance (A1-A1 ') when one high-frequency amplification part is in the operating state, the output impedance (A2-A2') when it is in the non-operating state, and the non-operating state. , the output impedance when applying a same emitter voltage and operating state to the emitter of Q 23b (B1-B1')
Is shown on the Smith diagram.

【0022】ここで、A1, A2, B1の点は周波数 50MHzの
点、A1´, A2´, B1´の点は周波数5GHz の点で、(A2
−A2´)は従来例の場合、 (B1−B1´) は本発明の場合
である。
Here, points A1, A2 and B1 are points at a frequency of 50 MHz, points A1 ', A2' and B1 'are points at a frequency of 5 GHz, and (A2
-A2 ') is the case of the conventional example, and (B1-B1') is the case of the present invention.

【0023】図3に示す様に、(A1−A1´)と(A2−A2
´)は高周波数領域では、ほぼ同じ程度の出力インピー
ダンであるのに対して、(A1−A1´)と (B1−B1´) は
後者の状態が前者の状態よりも出力インピーダンスが高
くなっている。
As shown in FIG. 3, (A1-A1 ') and (A2-A2)
′) Has almost the same output impedance in the high frequency region, while (A1−A1 ′) and (B1−B1 ′) have higher output impedance in the latter state than in the former state. There is.

【0024】図4は1つの高周波増幅部分の電圧印加条
件を図3と同じ様にした時の周波数特性で、C1は動作状
態( 単独の場合) 、D1は動作状態の高周波増幅部分に非
動作状態の高周波増幅部分を接続した時( 従来例) 、E1
は動作状態の高周波増幅部分に非動作状態の高周波増幅
部分を接続した時( 本発明の場合) である。
FIG. 4 shows the frequency characteristics when the voltage application condition of one high-frequency amplification part is the same as that of FIG. 3, where C1 is the operating state (in the case of a single device), and D1 is the non-operating state of the high-frequency amplification part. When the high frequency amplification part of the state is connected (conventional example), E1
Is the case where the high-frequency amplification part in the operating state is connected to the high-frequency amplification part in the non-operating state (in the case of the present invention).

【0025】図4に示す様に、本発明の場合は非動作状
態の高周波増幅部分が接続されていても影響は殆ど受け
ないことを示している。次に、図5の動作を説明する
が、図中の2a, 2b, 3a, 3b, 4は図2中の同一符号の部
分と同じである。
As shown in FIG. 4, in the case of the present invention, there is almost no effect even if the high frequency amplifying portion in the non-operating state is connected. Next, the operation of FIG. 5 will be described. 2a, 2b, 3a, 3b, and 4 in the figure are the same as the parts having the same reference numerals in FIG.

【0026】先ず、基準電圧生成部分5は直流電圧V を
利用して所定の基準電圧を生成し、抵抗R7a ,R7bを介し
てバイアイ電圧供給部分3a, 3bに印加する。バイアス電
圧供給部分32a, 32bは所定のバイアス電圧を生成して対
応する高周波増幅部分2a, 2bに供給しているが、上記の
様に、例えば高周波増幅部分2bは非動作状態にあるとす
る。
First, the reference voltage generator 5 generates a predetermined reference voltage using the DC voltage V and applies it to the bi-eye voltage supply portions 3a and 3b via the resistors R 7a and R 7b . The bias voltage supply parts 32a and 32b generate a predetermined bias voltage and supply it to the corresponding high frequency amplification parts 2a and 2b, but as described above, for example, the high frequency amplification part 2b is in a non-operating state.

【0027】さて、2系列の高周波信号が帯域通過フイ
ルタ51a, 51bを介して高周波増幅部分2a, 2bに加えられ
るが、高周波増幅部分2aのみが増幅した高周波信号を帯
域通過フイルタ54を介してミキサ53に送出する。ミキサ
53はミキサ用バイアス電圧供給部分52からのバイアス電
圧が印加され、且つ、帯域通過フイルタを介して局発信
号も印加しているので、高周波信号は中間周波数帯の信
号に周波数変換されて図示しない後段に送出される。
The two series of high-frequency signals are applied to the high-frequency amplification parts 2a and 2b via the band-pass filters 51a and 51b. The high-frequency signals amplified only by the high-frequency amplification part 2a are mixed via the band-pass filter 54. Send to 53. Mixer
The bias voltage from the mixer bias voltage supply portion 52 is applied to 53, and since the local oscillation signal is also applied via the band pass filter, the high frequency signal is not frequency-converted into an intermediate frequency band signal, which is not shown. It is sent to the latter stage.

【0028】即ち、第1,第2の本発明によれば、高周
波スイッチを用いないで、特性を劣化させることなく、
2つの高周波増幅部分の出力を接続できるので、IC化に
適した回路の提供が可能となり、部品点数の削減、コス
ト低減に大きく寄与できる。
That is, according to the first and second aspects of the present invention, the high-frequency switch is not used and the characteristics are not deteriorated.
Since the outputs of the two high-frequency amplification parts can be connected, it is possible to provide a circuit suitable for use as an IC, which can greatly contribute to the reduction of the number of parts and cost.

【0029】[0029]

【発明の効果】以上詳細に説明した様に本発明によれ
ば、回路規模を縮小してIC化に適した回路の提供を図る
ことができると云う効果がある。
As described in detail above, according to the present invention, there is an effect that the circuit scale can be reduced and a circuit suitable for use in an IC can be provided.

【図面の簡単な説明】[Brief description of drawings]

【図1】第1,第2の本発明の原理構成図である。FIG. 1 is a principle configuration diagram of first and second aspects of the present invention.

【図2】第1,第2の本発明の実施例の構成図である。FIG. 2 is a configuration diagram of the first and second embodiments of the present invention.

【図3】増幅器の出力インピーダンス説明図である。FIG. 3 is an explanatory diagram of output impedance of an amplifier.

【図4】増幅器の利得特性図である。FIG. 4 is a gain characteristic diagram of an amplifier.

【図5】第2の本発明を利用した周波数変換部構成図で
ある。
FIG. 5 is a block diagram of a frequency conversion unit using the second invention.

【図6】従来例の構成図である。FIG. 6 is a configuration diagram of a conventional example.

【符号の説明】[Explanation of symbols]

2a 第1の高周波増幅部分 2b 第2の高周
波増幅部分 3a 第1のバイアス電圧供給部分 3b 第2のバイ
アス電圧供給部分 4 切替部分
2a First high frequency amplification part 2b Second high frequency amplification part 3a First bias voltage supply part 3b Second bias voltage supply part 4 Switching part

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 第1のトランジスタのエミッタが抵抗で
接地され、コレクタがコンデンサで接地されると共に、
第2のトランジスタのエミッタに接続され、該第2のト
ランジスタのコレクタが抵抗及びコンデンサを介して第
3のトランジスタのエミッタ及びベースに接続されてお
り、該第3のトランジスタのコレクタに直流電圧が供給
され、高周波信号が該第2のトランジスタのベースに入
力し、該第3のトランジスタのエミッタから出力する構
成にした第1の高周波増幅部分(2a)と、 印加される基準電圧を用いて、所定のバイアス電圧を生
成して該第1〜第3のトランジスタのベースに供給する
第1のバイアス電圧供給部分(3a)とを有する高周波増幅
回路において、 該第1の高周波増幅部分及び第1のバイアス電圧供給部
分と同一構成、同一機能の第2の高周波増幅部分(2b)及
び第2のバイアス電圧供給部分(3b)と、印加する切替信
号の状態に対応して、該第1,第2の高周波増幅部分に
供給される直流電圧のうち、一方の直流電圧の供給を断
にする切替部分(4) とを設け、 第1,第2の高周波増幅部分中の第3のトランジスタの
エミッタ相互間を直接接続し、直流阻止用コンデンサを
介して高周波信号を取り出すと共に、該基準電圧を該第
1,第2のバイアス電圧供給部分の両方に印加する構成
にしたことを特徴とする高周波増幅回路。
1. An emitter of the first transistor is grounded by a resistor and a collector is grounded by a capacitor, and
The collector of the second transistor is connected to the emitter and the base of the third transistor through a resistor and a capacitor, and the collector of the third transistor is supplied with a DC voltage. The high frequency signal is input to the base of the second transistor and is output from the emitter of the third transistor, and a predetermined high frequency signal is applied by using the first high frequency amplification portion (2a) and the applied reference voltage. And a first bias voltage supply portion (3a) for generating the bias voltage of the first bias voltage supply portion and supplying the bias voltage to the bases of the first to third transistors. Corresponding to the state of the switching signal to be applied, the second high-frequency amplification part (2b) and the second bias voltage supply part (3b) having the same configuration and the same function as the voltage supply part, A switching part (4) for cutting off the supply of one of the DC voltages supplied to the first and second high-frequency amplification parts is provided, and the third part of the first and second high-frequency amplification parts is provided. The emitters of the transistors are directly connected to each other, a high frequency signal is taken out through a DC blocking capacitor, and the reference voltage is applied to both the first and second bias voltage supply portions. High frequency amplifier circuit.
【請求項2】 該基準電圧を第1,第2の抵抗を介し
て、該第1,第2のバイアス電圧供給部分の両方に印加
する構成にした請求項1の高周波増幅回路。
2. The high frequency amplifier circuit according to claim 1, wherein the reference voltage is applied to both of the first and second bias voltage supply parts via first and second resistors.
JP4208317A 1992-08-05 1992-08-05 High frequency amplifier circuit Expired - Fee Related JP2906847B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4208317A JP2906847B2 (en) 1992-08-05 1992-08-05 High frequency amplifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4208317A JP2906847B2 (en) 1992-08-05 1992-08-05 High frequency amplifier circuit

Publications (2)

Publication Number Publication Date
JPH0661763A true JPH0661763A (en) 1994-03-04
JP2906847B2 JP2906847B2 (en) 1999-06-21

Family

ID=16554263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4208317A Expired - Fee Related JP2906847B2 (en) 1992-08-05 1992-08-05 High frequency amplifier circuit

Country Status (1)

Country Link
JP (1) JP2906847B2 (en)

Also Published As

Publication number Publication date
JP2906847B2 (en) 1999-06-21

Similar Documents

Publication Publication Date Title
JP3901780B2 (en) High frequency amplifier
JPH10209760A (en) Mixer circuit device
JPH07250017A (en) Power amplifier and amplifying method
JPH05299944A (en) Rf power amplifier
EP1704649B1 (en) Versatile baseband signal input current splitter
JP3174089B2 (en) Tuner range switching circuit device
JPH11251845A (en) Low voltage amplifier
US5471656A (en) Communication apparatus utilizing high power amplifier
US6744308B1 (en) System and method for establishing the input impedance of an amplifier in a stacked configuration
JPH1041781A (en) Amplifier circuit having variable band width
KR100288279B1 (en) Power supply circuit
US7412219B2 (en) High-frequency amplifier having simple circuit structure and television tuner using high-frequency amplifier
JP2906847B2 (en) High frequency amplifier circuit
JP3174088B2 (en) Tuner range switching circuit device
JP2672731B2 (en) Power amplifier circuit
JPH0677739A (en) Gain control circuit
JPH09162647A (en) Audio signal amplifier circuit
US6804499B2 (en) Power-mixer architecture for a transmitter
US6452434B1 (en) Phase shifter circuit
JPH09186533A (en) Transmitter
JP3122315B2 (en) Time-division duplex communication equipment
US20220368284A1 (en) Power amplification circuit, radio-frequency circuit, and communication device
JP3185815B2 (en) Differential amplifier
JP2001345638A (en) Three band oscillator
JP2000022448A (en) Bias generating circuit and mixer

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990302

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080402

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090402

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees