JPH06332568A - Method and device for matching system time - Google Patents
Method and device for matching system timeInfo
- Publication number
- JPH06332568A JPH06332568A JP5124006A JP12400693A JPH06332568A JP H06332568 A JPH06332568 A JP H06332568A JP 5124006 A JP5124006 A JP 5124006A JP 12400693 A JP12400693 A JP 12400693A JP H06332568 A JPH06332568 A JP H06332568A
- Authority
- JP
- Japan
- Prior art keywords
- time
- computer
- system clock
- difference
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Computer And Data Communications (AREA)
Abstract
Description
【０００１】[0001]
【産業上の利用分野】本発明はネットワークにより接続
された複数コンピュータから構成されるネットワークシ
ステムにおいて、コンピュータがもつシステム時刻を他
のコンピュータのシステム時刻に反映し、一致させる方
法及び装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method and an apparatus for reflecting the system time of a computer in the system time of another computer in a network system composed of a plurality of computers connected by a network so as to match them.
【０００２】[0002]
【従来の技術】従来、ネットワークシステムを構成する
複数コンピュータ間のシステム時刻を一致させるようと
する場合、ネットワークシステムの任意のコンピュータ
のもつシステム時計の時刻を時刻データとして他のコン
ピュータに送信し、前記他のコンピュータでは受け取っ
た前記時刻データに前記時刻データの伝送に要した時間
を加味し、システム運転中に前記他のコンピュータのも
つシステム時計に設定するようになっている。2. Description of the Related Art Conventionally, when it is attempted to match the system time among a plurality of computers constituting a network system, the time of the system clock of any computer of the network system is transmitted as time data to another computer, The other computer adds the time required for the transmission of the time data to the received time data and sets it in the system clock of the other computer during system operation.
【０００３】例えば特開昭６３−２１３０１３号公報で
は、前記時刻データの伝送時間に最大伝送遅延時間を採
用、前記他のコンピュータのシステム時計への設定時刻
は、伝送電文中に指定した時刻に、ネットワーク全体で
同期をとって行う。For example, in Japanese Patent Laid-Open No. 63-213013, the maximum transmission delay time is adopted as the transmission time of the time data, and the time set in the system clock of the other computer is the time specified in the transmission message. Synchronize throughout the network.
【０００４】また特開平１−２５０１１９号公報では、
前記時刻データの伝送時間として時刻データ伝送直前に
実測した値を採用し、前記他のコンピュータのシステム
時計への設定時刻は、前記データの伝送終了後、即座に
行う。Further, in Japanese Patent Laid-Open No. 1-250119,
As the transmission time of the time data, a value measured just before the transmission of the time data is adopted, and the time set to the system clock of the other computer is immediately performed after the transmission of the data.
【０００５】[0005]
【発明が解決しようとする課題】従来のシステム時刻一
致方法では、通信回線を介して接続された複数コンピュ
ータにより構成されたネットワークシステムにおいて、
コンピュータ間でそのシステム時計の時刻を一致させる
方法では、各コンピュータがシステム運転中にシステム
時刻の修正を行うため、時刻の流れがとぎれたりまた二
重となる状態が発生する。この時、時刻により起動が行
われる処理が存在していると処理が起動されなかった
り、二度起動されたりすることになる。In the conventional system time matching method, in a network system composed of a plurality of computers connected via a communication line,
In the method of matching the time of the system clocks among computers, each computer corrects the system time while the system is operating, so that the time flow is interrupted or doubled. At this time, if there is a process that is started depending on the time, the process will not be started or will be started twice.
【０００６】本発明の課題は、このような問題を解決
し、時間の流れに矛盾を発生させず無理なくシステム時
刻を修正する方法及び装置を提供することにある。An object of the present invention is to solve the above problems and provide a method and apparatus for correcting the system time without causing a contradiction in time flow.
【０００７】[0007]
【課題を解決するための手段】本発明によれば、通信回
線を介して接続された第１のコンピュータと第２のコン
ピュータとにより構成されるコンピュータネットワーク
システムに用いられ、前記第１のコンピュータがもつ第
１のシステム時計の時刻に前記第２のコンピュータがも
つ第２のシステム時計の時刻を一致させるシステム時刻
一致方法において、前記第１のコンピュータは、前記通
信回線を介して、前記第１のコンピュータがもつ前記第
１のシステム時計の任意の時点での第１の時刻を前記第
２のコンピュータに送信し、前記第２のコンピュータ
は、前記第１の時刻と前記第２のコンピュータがもつ前
記第２のシステム時計から読み取った第２の時刻との差
を求め、この差を前記第１のシステム時計と前記第２の
システム時計との差分時間として記憶し、前記第２のコ
ンピュータのシステム再起動時の起動処理中に、前記差
分時間と前記第２のシステム時計から読み取った第３の
時刻との和を求め、この和を新システム時刻とし、前記
新システム時刻を前記第２のシステム時計に対して設定
し、さらに起動処理を継続し、無理なくコンピュータ間
の時刻を一致させることを特徴とするシステム時刻一致
方法が得られる。According to the present invention, the first computer is used in a computer network system composed of a first computer and a second computer connected via a communication line. In a system time matching method for matching the time of a second system clock of the second computer with the time of a first system clock of the first computer, the first computer includes the first computer via the communication line. A first time at any time of the first system clock of the computer is transmitted to the second computer, and the second computer has the first time and the second computer. The difference from the second time read from the second system clock is calculated, and this difference is calculated as the difference between the first system clock and the second system clock. The time is stored as a time, and the sum of the difference time and the third time read from the second system clock is obtained during the start-up process when the system of the second computer is restarted, and this sum is calculated as the new system time. Then, the new system time is set to the second system clock, and the start-up process is further continued so that the times of the computers are matched with each other without difficulty.
【０００８】更に本発明によれば、通信回線を介して接
続された第１のコンピュータと第２のコンピュータとに
より構成されるコンピュータネットワークシステムに用
いられ、前記第１のコンピュータがもつ第１のシステム
時計の時刻に前記第２のコンピュータがもつ第２のシス
テム時計の時刻を一致させるシステム時刻一致装置にお
いて、前記第１のコンピュータは、前記通信回線を介し
て、前記第１のコンピュータがもつ前記第１のシステム
時計の任意の時点での第１の時刻を前記第２のコンピュ
ータに送信する手段を有し、前記第２のコンピュータ
は、前記第１の時刻と前記第２のコンピュータがもつ前
記第２のシステム時計から読み取った第２の時刻との差
を求める手段と、この差を前記第１のシステム時計と前
記第２のシステム時計との差分時間として記憶する手段
と、前記第２のコンピュータのシステム再起動時の起動
処理中に、前記差分時間と前記第２のシステム時計から
読み取った第３の時刻との和を求める手段と、この和を
新システム時刻とし、前記新システム時刻を前記第２の
システム時計に対して設定し、さらに起動処理を継続す
る手段とを有し、無理なくコンピュータ間の時刻を一致
させることを特徴とするシステム時刻一致装置が得られ
る。Further, according to the present invention, the first system included in the first computer used in a computer network system constituted by a first computer and a second computer connected via a communication line. In a system time matching device that matches the time of a second system clock of the second computer with the time of a clock, the first computer includes the first computer of the first computer via the communication line. And a second computer for transmitting a first time at an arbitrary time of the first system clock to the second computer, wherein the second computer has the first time and the second computer that the second computer has. And a means for obtaining a difference from the second system time read from the second system clock, and the difference between the first system clock and the second system time. A means for storing the difference time and a means for obtaining the sum of the difference time and the third time read from the second system clock during the startup process at the time of restarting the system of the second computer. The sum of the new system time is set as the new system time, the new system time is set for the second system clock, and the start processing is continued. A system time matching device is obtained.
【０００９】[0009]
【実施例】以下、本発明の１実施例について図面を参照
して詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described in detail below with reference to the drawings.
【００１０】図１は本発明の１実施例のブロック図であ
り、通信回線１８を介して接続された第１のコンピュー
タ１と第２のコンピュータ２とはそれぞれ、システム時
計１１−１，１１−２と、時刻読取手段１２−１，１２
−２と、差分時間計算手段１３−１，１３−２と、差分
時間記憶手段１４−１，１４−２と、設定時刻計算手段
１５−１，１５−２と、時刻設定手段１６−１，１６−
２と時刻送受信手段１７−１，１７−２とを有してい
る。FIG. 1 is a block diagram of an embodiment of the present invention. The first computer 1 and the second computer 2 connected via a communication line 18 are system clocks 11-1 and 11-, respectively. 2 and time reading means 12-1, 12
-2, difference time calculation means 13-1, 13-2, difference time storage means 14-1, 14-2, set time calculation means 15-1, 15-2, and time setting means 16-1, 16-
2 and time transmitting / receiving means 17-1 and 17-2.
【００１１】図２はコンピュータ２が有しているシステ
ム時計１１−２の時刻をコンピュータ１が有しているシ
ステム時計１１−１の時刻に合わせる際の処理の流れを
示した時系列処理説明図であり、以下各図を参照して本
実施例の動作を説明する。FIG. 2 is a time series processing explanatory diagram showing the flow of processing when the time of the system clock 11-2 of the computer 2 is adjusted to the time of the system clock 11-1 of the computer 1. The operation of this embodiment will be described below with reference to the drawings.
【００１２】コンピュータ２が有しているシステム時計
１１−２の時刻をコンピュータ１が有しているシステム
時計１１−１の時刻と一致させる場合、まずコンピュー
タ１の有しているシステム時計１１−１より時刻読取手
段１２−１により読み取り、これを標準システム時刻Ｔ
11とし時刻送受信手段１７−１によりコンピュータ２に
対して、この標準システム時刻Ｔ11を送信する。When the time of the system clock 11-2 of the computer 2 is made to coincide with the time of the system clock 11-1 of the computer 1, first, the system clock 11-1 of the computer 1 is provided. Is read by the time reading means 12-1 and is read by the standard system time T
The standard system time T11 is sent to the computer 2 by the time sending / receiving means 17-1.
【００１３】コンピュータ２では標準システム時刻Ｔ11
を時刻送受信手段１７−２により受信し、差分時間計算
手段１３−２において、時刻読取手段１２−２により読
み取った時刻Ｔ21と時刻送受信手段１７−２との差を求
め、これを差分時間ΔＴと呼ぶ。In the computer 2, the standard system time T11
Is received by the time transmission / reception means 17-2, the difference time calculation means 13-2 obtains the difference between the time T21 read by the time reading means 12-2 and the time transmission / reception means 17-2, and this is defined as the difference time ΔT. Call.
【００１４】 ΔＴ＝Ｔ21−Ｔ11 …（１） さらに差分時間記憶手段１４−２において、差分時間計
算手段１３−２で求めた差分時間ΔＴを次回、システム
起動時まで記憶する。ΔT = T21−T11 (1) Further, the difference time storage means 14-2 stores the difference time ΔT obtained by the difference time calculation means 13-2 until the next system startup.
【００１５】システム停止を行い、再度システムを起動
する場合の起動処理時に行われる設定時刻計算手段１５
−２において、時刻読取手段１２−２読み取った時刻Ｔ
22と差分時間記憶手段１４−２により記憶した誤差時間
ΔＴの和を求め、これを新システム時刻Ｔ22′とする。The set time calculating means 15 which is carried out at the time of start processing when the system is stopped and the system is restarted
-2, the time reading means 12-2 reads the time T
22 and the error time ΔT stored by the difference time storage means 14-2 is calculated, and this is set as the new system time T22 '.
【００１６】 Ｔ22′＝Ｔ22＋ΔＴ …（２） 時刻設定手段１６−２において、設定時刻計算手段１５
−２により求めた新システム時刻Ｔ22′をシステム時計
１１−２に対して設定し、起動処理を継続する。T22 ′ = T22 + ΔT (2) In the time setting means 16-2, the set time calculating means 15
-2, the new system time T22 'obtained by -2 is set in the system clock 11-2, and the activation process is continued.
【００１７】[0017]
【発明の効果】以上説明したように、本発明は、ネット
ワークシステムを構成するコンピュータ間のシステム時
刻を、時間の流れに矛盾を発生させず、またシステム運
転中の処理に影響を与えることなく修正することができ
るので、システムの信頼性が飛躍的に向上する。As described above, according to the present invention, the system time between computers constituting a network system is corrected without causing a contradiction in the flow of time and without affecting the processing during system operation. Therefore, the reliability of the system is dramatically improved.
【図１】本発明の実施例のブロック図。FIG. 1 is a block diagram of an embodiment of the present invention.
【図２】本発明の実施例のフローチャート図。FIG. 2 is a flowchart of an embodiment of the present invention.
１，２ コンピュータ １１−１，１１−２ システム時計 １２−１，１２−２ 時刻読取手段 １３−１，１３−２ 差分時間計算手段 １４−１，１４−２ 差分時間記憶手段 １５−１，１５−２ 設定時刻計算手段 １６−１，１６−２ 時刻設定手段 １７−１，１７−２ 時刻送受信手段 １８ 通信回線 1, 2 Computers 11-1, 11-2 System clock 12-1, 12-2 Time reading means 13-1, 13-2 Difference time calculation means 14-1, 14-2 Difference time storage means 15-1, 15 -2 set time calculating means 16-1, 16-2 time setting means 17-1, 17-2 time transmitting / receiving means 18 communication line
Claims (2)
ピュータと第２のコンピュータとにより構成されるコン
ピュータネットワークシステムに用いられ、前記第１の
コンピュータがもつ第１のシステム時計の時刻に前記第
２のコンピュータがもつ第２のシステム時計の時刻を一
致させるシステム時刻一致方法において、 前記第１のコンピュータは、前記通信回線を介して、前
記第１のコンピュータがもつ前記第１のシステム時計の
任意の時点での第１の時刻を前記第２のコンピュータに
送信し、 前記第２のコンピュータは、前記第１の時刻と前記第２
のコンピュータがもつ前記第２のシステム時計から読み
取った第２の時刻との差を求め、この差を前記第１のシ
ステム時計と前記第２のシステム時計との差分時間とし
て記憶し、前記第２のコンピュータのシステム再起動時
の起動処理中に、前記差分時間と前記第２のシステム時
計から読み取った第３の時刻との和を求め、この和を新
システム時刻とし、前記新システム時刻を前記第２のシ
ステム時計に対して設定し、さらに起動処理を継続し、
無理なくコンピュータ間の時刻を一致させることを特徴
とするシステム時刻一致方法。1. A computer network system comprising a first computer and a second computer connected via a communication line, the first system clock of the first computer being set at the time of the first system clock. In a system time matching method for matching the time of a second system clock of a second computer, the first computer is configured to control the time of the first system clock of the first computer via the communication line. A first time at an arbitrary time is transmitted to the second computer, and the second computer transmits the first time and the second time.
The difference between the second time and the second time read from the second system clock of the computer is obtained, and the difference is stored as a difference time between the first system clock and the second system clock, and the second time is stored. During the startup process at the time of system restart of the computer, the sum of the difference time and the third time read from the second system clock is obtained, and this sum is set as the new system time, and the new system time is set as the new system time. Set for the second system clock, continue the boot process,
A system time matching method characterized in that the times of computers are matched with each other without difficulty.
ピュータと第２のコンピュータとにより構成されるコン
ピュータネットワークシステムに用いられ、前記第１の
コンピュータがもつ第１のシステム時計の時刻に前記第
２のコンピュータがもつ第２のシステム時計の時刻を一
致させるシステム時刻一致装置において、 前記第１のコンピュータは、前記通信回線を介して、前
記第１のコンピュータがもつ前記第１のシステム時計の
任意の時点での第１の時刻を前記第２のコンピュータに
送信する手段を有し、 前記第２のコンピュータは、前記第１の時刻と前記第２
のコンピュータがもつ前記第２のシステム時計から読み
取った第２の時刻との差を求める手段と、この差を前記
第１のシステム時計と前記第２のシステム時計との差分
時間として記憶する手段と、前記第２のコンピュータの
システム再起動時の起動処理中に、前記差分時間と前記
第２のシステム時計から読み取った第３の時刻との和を
求める手段と、この和を新システム時刻とし、前記新シ
ステム時刻を前記第２のシステム時計に対して設定し、
さらに起動処理を継続する手段とを有し、無理なくコン
ピュータ間の時刻を一致させることを特徴とするシステ
ム時刻一致装置。2. A computer network system comprising a first computer and a second computer connected via a communication line, wherein the first system clock of the first computer is set to the time. A system time matching device for matching the time of a second system clock of a second computer, wherein the first computer is configured to control the time of the first system clock of the first computer via the communication line. A means for transmitting a first time at an arbitrary time point to the second computer, wherein the second computer has the first time and the second time.
Means for obtaining a difference from a second time read by the computer of the second system clock, and means for storing the difference as a time difference between the first system clock and the second system clock. , Means for obtaining the sum of the difference time and the third time read from the second system clock during the startup process at the time of restarting the system of the second computer, and the sum as the new system time, Setting the new system time for the second system clock,
A system time matching device characterized by further comprising means for continuing the booting process to match the times between the computers without difficulty.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5124006A JP2570096B2 (en) | 1993-05-26 | 1993-05-26 | System time matching method and system time matching device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5124006A JP2570096B2 (en) | 1993-05-26 | 1993-05-26 | System time matching method and system time matching device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH06332568A true JPH06332568A (en) | 1994-12-02 |
| JP2570096B2 JP2570096B2 (en) | 1997-01-08 |
Family
ID=14874703
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5124006A Expired - Fee Related JP2570096B2 (en) | 1993-05-26 | 1993-05-26 | System time matching method and system time matching device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2570096B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7155629B2 (en) | 2003-04-10 | 2006-12-26 | International Business Machines Corporation | Virtual real time clock maintenance in a logically partitioned computer system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5972547A (en) * | 1982-10-20 | 1984-04-24 | Hitachi Ltd | Correcting system for internal timepiece of computer |
| JPS61194940A (en) * | 1985-02-22 | 1986-08-29 | Nec Corp | Data communication equipment |
| JPH0259809A (en) * | 1988-08-25 | 1990-02-28 | Toshiba Corp | Time control system for multi-computer system |
| JPH02226410A (en) * | 1989-02-28 | 1990-09-10 | Fujitsu Ltd | Time compensating and controlling system for electronic computer |
| JPH04175913A (en) * | 1990-11-09 | 1992-06-23 | Hitachi Ltd | Time synchronous setting method for plural system devices in same network |
-
1993
- 1993-05-26 JP JP5124006A patent/JP2570096B2/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5972547A (en) * | 1982-10-20 | 1984-04-24 | Hitachi Ltd | Correcting system for internal timepiece of computer |
| JPS61194940A (en) * | 1985-02-22 | 1986-08-29 | Nec Corp | Data communication equipment |
| JPH0259809A (en) * | 1988-08-25 | 1990-02-28 | Toshiba Corp | Time control system for multi-computer system |
| JPH02226410A (en) * | 1989-02-28 | 1990-09-10 | Fujitsu Ltd | Time compensating and controlling system for electronic computer |
| JPH04175913A (en) * | 1990-11-09 | 1992-06-23 | Hitachi Ltd | Time synchronous setting method for plural system devices in same network |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7155629B2 (en) | 2003-04-10 | 2006-12-26 | International Business Machines Corporation | Virtual real time clock maintenance in a logically partitioned computer system |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2570096B2 (en) | 1997-01-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11154920A (en) | Clock synchronizing method for synchronizing-type base station control system and its synchronizing device | |
| JP2004086800A (en) | Data synchronization system and method therefor | |
| JP3420006B2 (en) | Data transmission device and communication system using the same | |
| CN111756829A (en) | Account book data synchronization method, device, equipment and storage medium | |
| JPH06332568A (en) | Method and device for matching system time | |
| JP2002156477A (en) | Time correction system | |
| CN111541531A (en) | Double-end time delay alignment method and device, server and storage medium | |
| CN114091170A (en) | Simulation information simulation method, device, equipment and storage medium | |
| JP2000258567A (en) | Time synchronizing system | |
| JP2000056049A (en) | Information processing device | |
| JP2002111901A (en) | Communication terminal unit | |
| JPH1097505A (en) | Information transmitting method and system therefor | |
| JP2001202156A (en) | Time synchronizer | |
| JP2574796B2 (en) | Communication control device | |
| JPH0749844A (en) | Multiplex executing method for different-version program and computer system | |
| JP2872039B2 (en) | Cyclic digital information transmission equipment | |
| US20060109495A1 (en) | Data transmission processing apparatus and program | |
| JP2002216280A (en) | Telemeter monitoring device | |
| JPH1139265A (en) | Method for processing time synchronization | |
| JP2943193B2 (en) | Satellite communication system | |
| JP2001022719A (en) | Time synchronizing method for decentralization system | |
| JP2002108636A (en) | Correcting method and correcting device | |
| JPH0918454A (en) | Error correction method for data signal | |
| JP2002344375A (en) | Information providing system for mobile communication and portable terminal | |
| JPH0636500B2 (en) | Polling control method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19960820 |
|
| LAPS | Cancellation because of no payment of annual fees |