JPH06120038A - Hybrid integrated circuit - Google Patents

Hybrid integrated circuit

Info

Publication number
JPH06120038A
JPH06120038A JP4262398A JP26239892A JPH06120038A JP H06120038 A JPH06120038 A JP H06120038A JP 4262398 A JP4262398 A JP 4262398A JP 26239892 A JP26239892 A JP 26239892A JP H06120038 A JPH06120038 A JP H06120038A
Authority
JP
Japan
Prior art keywords
choke coil
integrated circuit
hybrid integrated
magnetic
coil
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4262398A
Other languages
Japanese (ja)
Inventor
Shiro Ezaki
史郎 江▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Lighting and Technology Corp
Original Assignee
Toshiba Lighting and Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Lighting and Technology Corp filed Critical Toshiba Lighting and Technology Corp
Priority to JP4262398A priority Critical patent/JPH06120038A/en
Publication of JPH06120038A publication Critical patent/JPH06120038A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components

Landscapes

  • Coils Or Transformers For Communication (AREA)

Abstract

PURPOSE:To make a hybrid intgerated circuit capable of decreasing the magnetic resistance around a choke coil and the leakage flux while increasing inductance value. CONSTITUTION:Within the title hybrid integrated circuit wherein a winding coil comprising a spirally wound up conductor, a magnetic-body-made core fitted to the inside of this coil and a choke coil 14 having electrodes 14a provided on both ends of the core are mounted on a substrate 11, a magnetic body 12 is provided at least beneath the choke coil 14 on the substrate 11.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は基板上に表面実装用のチ
ョークコイルを搭載した混成集積回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit having a surface mounting choke coil mounted on a substrate.

【0002】[0002]

【従来の技術】従来、導線を螺旋状に巻回した巻線コイ
ルと、この巻線コイルの内側に装着した円柱状の強磁性
体製コアと、この強磁性体製コアの両端に設けた電極と
からなる表面実装用のチョークコイル、例えばチップ型
RFC(Radio Frequency Cho-ke)などを基板上に実装
する場合には、単にセラミックス絶縁基板上に電極半田
付けランドを導体パターンで形成し、この半田付けラン
ドに半田付け実装していた。
2. Description of the Related Art Conventionally, a winding coil in which a conductive wire is wound in a spiral shape, a columnar ferromagnetic core mounted inside the winding coil, and both ends of the ferromagnetic core are provided. When mounting a surface mounting choke coil composed of electrodes on a substrate, for example, a chip type RFC (Radio Frequency Cho-ke), simply form electrode soldering lands with a conductor pattern on a ceramic insulating substrate, It was mounted by soldering on this soldering land.

【0003】すなわち、従来の混成集積回路は、図5
(A),(B)に示すようにセラミックス製の絶縁基板
1上に導体パターンにより例えば左右一対の半田付けラ
ンド2a,2bの複数対を形成し、これら一対の半田付
けランド2a,2b間に表面実装用部品のチョークコイ
ル3を載せ、このチョークコイル3の電極3aに半田4
のリフロー半田により半田付けしている。
That is, the conventional hybrid integrated circuit is shown in FIG.
As shown in (A) and (B), for example, a plurality of pairs of left and right soldering lands 2a and 2b are formed by a conductor pattern on a ceramic insulating substrate 1, and between the pair of soldering lands 2a and 2b. The choke coil 3 of the surface mounting component is placed, and the solder 4 is attached to the electrode 3a of the choke coil 3.
Solder by reflow solder.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、従来の
混成集積回路において、例えばチップ型RFCである表
面実装用のチョークコイル3の周囲は、空気あるいはセ
ラミックス製の絶縁基板1であり、特に空気は透磁率が
1であることから、磁気抵抗が大きく、洩れ磁束が大き
い。その結果、回路のインダクタンスの値が小さくなっ
てしまうという問題点がある。
However, in the conventional hybrid integrated circuit, the surface mounting choke coil 3, which is, for example, a chip type RFC, is surrounded by an insulating substrate 1 made of air or ceramics, and particularly air is permeable. Since the magnetic susceptibility is 1, the magnetic resistance is large and the leakage magnetic flux is large. As a result, there is a problem that the inductance value of the circuit becomes small.

【0005】本発明は上述した事情を考慮してなされた
もので、チョークコイルの周囲の磁気抵抗および洩れ磁
束を減少させ、インダクタンスの値を増加させた混成集
積回路を提供することを目的とする。
The present invention has been made in view of the above circumstances, and an object thereof is to provide a hybrid integrated circuit in which the magnetic resistance and leakage magnetic flux around the choke coil are reduced and the value of the inductance is increased. .

【0006】[0006]

【課題を解決するための手段】本発明に係る混成集積回
路は、上述した課題を解決するために、導線を螺旋状に
巻回した巻線コイルと、この巻線コイルの内側に装着し
た磁性体製コアと、この磁性体製コアの両端に設けた電
極とを有するチョークコイルを基板上に実装した混成集
積回路において、上記基板上における少なくともチョー
クコイル下部に磁性体を設けたものである。
In order to solve the above-mentioned problems, a hybrid integrated circuit according to the present invention has a winding coil formed by spirally winding a conductor wire and a magnetic coil mounted inside the winding coil. In a hybrid integrated circuit in which a choke coil having a body core and electrodes provided at both ends of the magnetic core is mounted on a substrate, the magnetic body is provided at least below the choke coil on the substrate.

【0007】また、上記磁性体は、チョークコイルの外
側まで拡大して形成することが望ましい。
Further, it is desirable that the magnetic body is formed so as to extend to the outside of the choke coil.

【0008】さらに、上記磁性体は、上記チョークコイ
ルの電極間方向に沿って所定間隔をおいて複数細く帯状
に形成してもよい。
Further, the magnetic body may be formed into a plurality of thin strips at predetermined intervals along the direction between the electrodes of the choke coil.

【0009】そして、上記チョークコイル下部の基板に
溝を形成し、この溝内に上記磁性体を設けるようにして
もよい。
A groove may be formed in the substrate below the choke coil, and the magnetic body may be provided in the groove.

【0010】[0010]

【作用】上記の構成を有する本発明においては、基板上
における少なくともチョークコイル下部に磁性体を設け
たので、チョークコイルにより発生する磁束は磁性体を
通ることになる。そのため、磁気抵抗および洩れ磁束が
減少し、インダクタンスの値が増加することになる。
In the present invention having the above structure, since the magnetic material is provided at least under the choke coil on the substrate, the magnetic flux generated by the choke coil passes through the magnetic material. Therefore, the magnetic resistance and the leakage magnetic flux decrease, and the inductance value increases.

【0011】また、上記磁性体をチョークコイルの外側
まで拡大して形成すると、それだけ磁束が通り易くな
り、磁気抵抗および洩れ磁束を一段と減少させることが
できる。
Further, when the above magnetic body is formed so as to extend to the outside of the choke coil, the magnetic flux becomes easier to pass through, and the magnetic resistance and the leakage magnetic flux can be further reduced.

【0012】さらに、上記磁性体をチョークコイルの電
極間方向に沿って所定間隔をおいて複数細く帯状に形成
することにより、チョークコイルのうず電流損を低減さ
せることが可能となる。
Further, by forming the magnetic body into a plurality of thin strips at predetermined intervals along the direction between the electrodes of the choke coil, it is possible to reduce the eddy current loss of the choke coil.

【0013】そして、チョークコイル下部の基板に溝を
形成し、この溝内に磁性体を設けるようにしても、磁気
抵抗および洩れ磁束を一段と減少させることができる。
The magnetic resistance and the leakage magnetic flux can be further reduced by forming a groove in the substrate below the choke coil and providing a magnetic material in the groove.

【0014】[0014]

【実施例】以下、本発明の実施例を図面に基づいて説明
する。
Embodiments of the present invention will be described below with reference to the drawings.

【0015】図1(A),(B)は本発明に係る混成集
積回路の第1実施例を示す縦断面図,平面図である。図
1(A),(B)において、混成集積回路10はセラミ
ックス製の絶縁基板11上にフェライト、YIGなどか
らなり矩形状の厚膜強磁性体層12を形成するととも
に、導体パターンにより例えば左右一対の半田付けラン
ド13a,13bの複数対を形成し、これら一対の半田
付けランド13a,13b間に表面実装用部品のチョー
クコイル14を載せ、このチョークコイル14の電極1
4aに半田15のリフロー半田により半田付けしてい
る。
1A and 1B are a vertical sectional view and a plan view showing a first embodiment of a hybrid integrated circuit according to the present invention. 1A and 1B, a hybrid integrated circuit 10 has a rectangular thick-film ferromagnetic layer 12 made of ferrite, YIG or the like formed on an insulating substrate 11 made of ceramics, and has a conductor pattern, for example, left and right. A plurality of pairs of soldering lands 13a and 13b are formed, and the choke coil 14 of the surface mounting component is placed between the pair of soldering lands 13a and 13b.
4a is soldered by the reflow solder of the solder 15.

【0016】すなわち、絶縁基板11上のチョークコイ
ル14を搭載する部分には、予めスクリーン印刷法など
により厚膜強磁性体層12がチョークコイル14の設置
スペースより広い面積で形成される一方、一対の半田付
けランド13a,13bは厚膜強磁性体層12を挟み込
むように例えば厚膜銅導体を用いて形成されている。
That is, in the portion where the choke coil 14 is mounted on the insulating substrate 11, the thick film ferromagnetic layer 12 is formed in advance by a screen printing method or the like in a larger area than the installation space of the choke coil 14. The soldering lands 13a and 13b are formed by using, for example, a thick film copper conductor so as to sandwich the thick film ferromagnetic layer 12.

【0017】また、チョークコイル14は例えばチップ
型RFCが使用され、導線を螺旋状に巻回した巻線コイ
ルと、この巻線コイルの内側に装着したフェライトなど
からなる円柱状の強磁性体製コアと、この強磁性体製コ
アの両端に設けた電極14aとから構成されている。
The choke coil 14 is, for example, a chip-type RFC, and is made of a columnar ferromagnetic material composed of a winding coil formed by spirally winding a conductor wire and a ferrite or the like mounted inside the winding coil. It is composed of a core and electrodes 14a provided at both ends of the ferromagnetic core.

【0018】さらに、混成集積回路10は例えば次の順
序に従って製造することができる。まず、ペースト状に
した強磁性体をスクリーン印刷法により、絶縁基板11
上に所定の形状に形成した後、焼成し、厚膜強磁性体層
12を形成する。次いで、半田付けランド13a,13
bもペースト状にした銅を厚膜強磁性体層12と同様の
順序および方法により形成する。
Further, the hybrid integrated circuit 10 can be manufactured, for example, according to the following order. First, a paste-like ferromagnetic material is applied to the insulating substrate 11 by a screen printing method.
After being formed into a predetermined shape on the top, it is fired to form the thick film ferromagnetic layer 12. Next, the soldering lands 13a, 13
b is also formed of paste-like copper in the same order and method as the thick-film ferromagnetic layer 12.

【0019】さらに、クリーム状の半田をスクリーン印
刷法により半田付けランド13a,13b上に形成し、
この半田付けランド13a,13bにチョークコイル1
4を載せ、このチョークコイル14の電極14aにリフ
ロー半田を流して半田接続する。
Further, cream-like solder is formed on the soldering lands 13a and 13b by screen printing,
The choke coil 1 is attached to the soldering lands 13a and 13b.
4 is placed, and reflow solder is flown to the electrode 14a of the choke coil 14 for solder connection.

【0020】このように本実施例によれば、絶縁基板1
1のチョークコイル14下部に厚膜強磁性体層12を形
成したことにより、チョークコイル14により発生する
磁束は厚膜強磁性体層12中を通ることになり、空気中
を通る磁束が少なくなる。そのため、磁気抵抗および洩
れ磁束が減少し、インダクタンスの値を増加させること
ができる。
As described above, according to this embodiment, the insulating substrate 1
By forming the thick-film ferromagnetic layer 12 under the choke coil 14 of No. 1, the magnetic flux generated by the choke coil 14 passes through the thick-film ferromagnetic layer 12, and the magnetic flux passing through the air decreases. . Therefore, the magnetic resistance and the leakage magnetic flux are reduced, and the inductance value can be increased.

【0021】また、厚膜強磁性体層12をチョークコイ
ル14の外側まで拡大して形成したので、その分、磁束
が通り易くなり、磁気抵抗および洩れ磁束を一段と減少
させることができる。
Further, since the thick film ferromagnetic layer 12 is formed so as to extend to the outside of the choke coil 14, the magnetic flux can easily pass therethrough, and the magnetic resistance and the leakage magnetic flux can be further reduced.

【0022】図2は本発明に係る混成集積回路の第2実
施例を示す平面図である。なお、前記第1実施例と同一
の部分には同一の符号を付して説明する。本実施例の厚
膜強磁性体層12には、図2に示すように絶縁基板11
上のチョークコイル14を搭載する部分以外に、それぞ
れ半田付けランド13a,13bの両側から挟み込むよ
うに扇状の張出部12aが形成されている。
FIG. 2 is a plan view showing a second embodiment of the hybrid integrated circuit according to the present invention. The same parts as those in the first embodiment will be described with the same reference numerals. As shown in FIG. 2, the insulating substrate 11 is formed on the thick-film ferromagnetic layer 12 of this embodiment.
In addition to the portion where the upper choke coil 14 is mounted, fan-shaped projecting portions 12a are formed so as to be sandwiched from both sides of the soldering lands 13a and 13b, respectively.

【0023】したがって、チョークコイル14により発
生する磁束は、厚膜強磁性体層12に加えて扇状の張出
部12aも通ることになり、本実施例でも磁気抵抗およ
び洩れ磁束を一段と減少させることができる。その他の
構成および作用は前記第1実施例と同一であるのでその
説明を省略する。
Therefore, the magnetic flux generated by the choke coil 14 also passes through the fan-shaped overhanging portion 12a in addition to the thick-film ferromagnetic material layer 12, and the magnetic resistance and the leakage magnetic flux are further reduced in this embodiment. You can The rest of the configuration and operation are the same as in the first embodiment, so a description thereof will be omitted.

【0024】図3は本発明に係る混成集積回路の第3実
施例を示す平面図である。なお、前記第1実施例と同一
の部分には同一の符号を付して説明する。本実施例の厚
膜強磁性体層12は、図3に示すように絶縁基板11上
のチョークコイル14を搭載する部分において、チョー
クコイル14の電極間方向に沿って所定間隔をおいて複
数細く帯状に形成されている。
FIG. 3 is a plan view showing a third embodiment of the hybrid integrated circuit according to the present invention. The same parts as those in the first embodiment will be described with the same reference numerals. As shown in FIG. 3, the thick-film ferromagnetic layer 12 of the present embodiment has a plurality of thin thin-film ferromagnetic layers 12 at predetermined intervals along the inter-electrode direction of the choke coil 14 in the portion where the choke coil 14 is mounted on the insulating substrate 11. It is formed in a band shape.

【0025】したがって、本実施例によれば、チョーク
コイル14に流れる電流により発生するうず電流は、所
定の間隙を有して複数形成された厚膜強磁性体層12で
分断されることとなり、うず電流損を低減させることが
可能となる。その他の構成および作用は前記第1実施例
と同一であるのでその説明を省略する。
Therefore, according to this embodiment, the eddy current generated by the current flowing through the choke coil 14 is divided by the thick ferromagnetic layer 12 formed in plural with a predetermined gap, It is possible to reduce eddy current loss. The rest of the configuration and operation are the same as in the first embodiment, so a description thereof will be omitted.

【0026】図4は本発明に係る混成集積回路の第4実
施例を示す縦断面図である。なお、前記第1実施例と同
一の部分には同一の符号を付して説明する。本実施例で
は絶縁基板11のチョークコイル14を搭載する部分に
溝11aを形成し、この溝11a内に厚膜強磁性体層1
2が形成されている。
FIG. 4 is a vertical sectional view showing a fourth embodiment of the hybrid integrated circuit according to the present invention. The same parts as those in the first embodiment will be described with the same reference numerals. In this embodiment, a groove 11a is formed in a portion of the insulating substrate 11 where the choke coil 14 is mounted, and the thick film ferromagnetic layer 1 is formed in the groove 11a.
2 is formed.

【0027】したがって、本実施例によれば、厚膜強磁
性体層12を溝11a内にも形成したので、その分厚膜
強磁性体層12の厚さが厚くなり、磁気抵抗および洩れ
磁束を一段と減少させることができる。その他の構成お
よび作用は前記第1実施例と同一であるのでその説明を
省略する。
Therefore, according to the present embodiment, since the thick film ferromagnetic material layer 12 is also formed in the groove 11a, the thickness of the thick film ferromagnetic material layer 12 becomes thicker, and the magnetic resistance and the leakage magnetic flux are reduced. It can be further reduced. The rest of the configuration and operation are the same as in the first embodiment, so a description thereof will be omitted.

【0028】なお、本発明は上記各実施例に限らず種々
の変更が可能である。例えば上記各実施例では、磁気抵
抗および洩れ磁束を減少させる強磁性体を厚膜で層状に
形成したが、これに限らず、薄膜は勿論のこと、板状で
あってもよい。
The present invention is not limited to the above embodiments, but various modifications can be made. For example, in each of the above-described embodiments, the ferromagnetic material that reduces the magnetic resistance and the leakage magnetic flux is formed as a layer with a thick film. However, the present invention is not limited to this, and a thin film or a plate may be used.

【0029】また、上記各実施例では厚膜強磁性体層1
2をチョークコイル14の外側まで拡大して形成した
が、絶縁基板11上における少なくともチョークコイル
14下部に強磁性体を設ければよい。
In each of the above embodiments, the thick ferromagnetic layer 1
2 is enlarged to the outside of the choke coil 14, but a ferromagnetic material may be provided on the insulating substrate 11 at least under the choke coil 14.

【0030】[0030]

【発明の効果】以上説明したように、本発明に係る混成
集積回路によれば、基板上における少なくともチョーク
コイル下部に磁性体を設けたので、磁気抵抗および洩れ
磁束が減少し、インダクタンスの値が増加することにな
る。その結果、混成集積回路としての品質および機能を
著しく高めることができる。
As described above, according to the hybrid integrated circuit of the present invention, since the magnetic material is provided at least under the choke coil on the substrate, the magnetic resistance and the leakage magnetic flux are reduced, and the inductance value is reduced. Will increase. As a result, the quality and function of the hybrid integrated circuit can be significantly improved.

【0031】また、磁性体をチョークコイルの外側まで
拡大して形成したり、あるいはチョークコイル下部の基
板に溝を形成し、この溝内に磁性体を設けるようにした
ので、磁気抵抗および洩れ磁束を一段と減少させること
ができる。
Further, since the magnetic material is enlarged to the outside of the choke coil, or the groove is formed in the substrate under the choke coil and the magnetic material is provided in the groove, the magnetic resistance and the leakage flux are increased. Can be further reduced.

【0032】さらに、磁性体をチョークコイルの電極間
方向に沿って所定間隔をおいて複数の細い帯状に形成す
ることにより、チョークコイルのうず電流損を低減させ
ることが可能となる。
Further, the eddy current loss of the choke coil can be reduced by forming the magnetic material in a plurality of thin strips at predetermined intervals along the direction between the electrodes of the choke coil.

【図面の簡単な説明】[Brief description of drawings]

【図1】(A),(B)は本発明に係る混成集積回路の
第1実施例を示す縦断面図,平面図。
1A and 1B are a longitudinal sectional view and a plan view showing a first embodiment of a hybrid integrated circuit according to the present invention.

【図2】本発明に係る混成集積回路の第2実施例を示す
平面図。
FIG. 2 is a plan view showing a second embodiment of the hybrid integrated circuit according to the present invention.

【図3】本発明に係る混成集積回路の第3実施例を示す
平面図。
FIG. 3 is a plan view showing a third embodiment of the hybrid integrated circuit according to the present invention.

【図4】本発明に係る混成集積回路の第4実施例を示す
縦断面図。
FIG. 4 is a vertical sectional view showing a fourth embodiment of the hybrid integrated circuit according to the present invention.

【図5】(A),(B)は従来の混成集積回路を示す縦
断面図,平面図。
5A and 5B are a vertical sectional view and a plan view showing a conventional hybrid integrated circuit.

【符号の説明】[Explanation of symbols]

10 混成集積回路 11 絶縁基板 11a 溝 12 厚膜強磁性体層 12a 張出部 13a 半田付けランド 13b 半田付けランド 14 チョークコイル 14a 電極 15 半田 10 Hybrid Integrated Circuit 11 Insulating Substrate 11a Groove 12 Thick Film Ferromagnetic Layer 12a Overhang 13a Soldering Land 13b Soldering Land 14 Choke Coil 14a Electrode 15 Solder

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 導線を螺旋状に巻回した巻線コイルと、
この巻線コイルの内側に装着した磁性体製コアと、この
磁性体製コアの両端に設けた電極とを有するチョークコ
イルを基板上に実装した混成集積回路において、上記基
板上における少なくともチョークコイル下部に磁性体を
設けたことを特徴とする混成集積回路。
1. A winding coil in which a conductive wire is spirally wound,
In a hybrid integrated circuit in which a choke coil having a magnetic core mounted inside the winding coil and electrodes provided at both ends of the magnetic core is mounted on a substrate, at least a lower portion of the choke coil on the substrate is provided. A hybrid integrated circuit characterized in that a magnetic material is provided in the.
【請求項2】 上記磁性体は、チョークコイルの外側ま
で拡大して形成した請求項1記載の混成集積回路。
2. The hybrid integrated circuit according to claim 1, wherein the magnetic body is formed so as to extend to the outside of the choke coil.
【請求項3】 上記磁性体は、上記チョークコイルの電
極間方向に沿って所定間隔をおいて複数細く帯状に形成
した請求項1記載の混成集積回路。
3. The hybrid integrated circuit according to claim 1, wherein the magnetic body is formed into a plurality of thin strips at predetermined intervals along the direction between the electrodes of the choke coil.
【請求項4】 上記チョークコイル下部の基板に溝を形
成し、この溝内に上記磁性体を設けた請求項1記載の混
成集積回路。
4. The hybrid integrated circuit according to claim 1, wherein a groove is formed in the substrate below the choke coil, and the magnetic body is provided in the groove.
JP4262398A 1992-09-30 1992-09-30 Hybrid integrated circuit Pending JPH06120038A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4262398A JPH06120038A (en) 1992-09-30 1992-09-30 Hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4262398A JPH06120038A (en) 1992-09-30 1992-09-30 Hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPH06120038A true JPH06120038A (en) 1994-04-28

Family

ID=17375221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4262398A Pending JPH06120038A (en) 1992-09-30 1992-09-30 Hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPH06120038A (en)

Similar Documents

Publication Publication Date Title
US6515568B1 (en) Multilayer component having inductive impedance
JP4376493B2 (en) Printed circuit board
US20010017582A1 (en) Multilayer inductor
JP3554209B2 (en) Surface mount type coil parts
JP2002319508A (en) Laminated impedance element
KR20150080716A (en) Chip electronic component
KR20150127490A (en) Chip electronic component and manufacturing method thereof
US20080143469A1 (en) Magnetic device
US7671715B2 (en) Magnetic element and method for manufacturing the same
US6992556B2 (en) Inductor part, and method of producing the same
JP2020088289A (en) Inductance element and electronic apparatus
JP2003017327A (en) Laminated inductor
JPH097835A (en) Laminated noise countermeasure component
JPS62154607A (en) High frequency coil
JPH06120038A (en) Hybrid integrated circuit
JP2006147790A (en) Inductor component
JPH01173611A (en) Manufacture of laminated inductor
JPH07192925A (en) Bead inductor
JPS59114807A (en) Printed multi-layer coil
JPH0137842B2 (en)
JP3476887B2 (en) Method of forming coil component and electrode
JP2002110423A (en) Common mode choke coil
US20230290561A1 (en) Multilayer coil component
US20220165487A1 (en) Coil component
JPH10270253A (en) Inductance element and lc composite element

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071107

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20081107

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20081107

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091107

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20091107

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101107

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 8

Free format text: PAYMENT UNTIL: 20111107

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121107

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees