JPH0555154A - Thermal treatment furnace for semiconductor substrate - Google Patents

Thermal treatment furnace for semiconductor substrate

Info

Publication number
JPH0555154A
JPH0555154A JP21192491A JP21192491A JPH0555154A JP H0555154 A JPH0555154 A JP H0555154A JP 21192491 A JP21192491 A JP 21192491A JP 21192491 A JP21192491 A JP 21192491A JP H0555154 A JPH0555154 A JP H0555154A
Authority
JP
Japan
Prior art keywords
substrate
semiconductor substrate
treatment furnace
mounting boat
heat treatment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21192491A
Other languages
Japanese (ja)
Inventor
Kiyotaka Benzaki
清隆 辨崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP21192491A priority Critical patent/JPH0555154A/en
Publication of JPH0555154A publication Critical patent/JPH0555154A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To provide a thermal treatment furnace with an improved productive yield and electric characteristics, by carrying out an in-plane thermal treatment uniformly for a semiconductor substrate. CONSTITUTION:A thermal treatment furnace for a semiconductor substrate comprises a substrate mounting boat 1, which is inserted into the furnace tube after a plurality of semiconductor substrates W are mounted vertically and in parallel on the mounting boat 1. In the substrate mounting boat 1, a substrate supporting member 2 fixed at each substrate supporting position is made of materials with almost equal thermal capacity to that of the semiconductor substrate W.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体基板用熱処理炉
(以下、熱処理炉という)にかかり、詳しくは、半導体
基板を搭載して炉芯管内に装入される基板搭載用ボート
の構造に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor substrate heat treatment furnace (hereinafter referred to as a heat treatment furnace), and more particularly to the structure of a substrate mounting boat in which a semiconductor substrate is mounted and loaded into a furnace core tube.

【0002】[0002]

【従来の技術】従来から、GaAs(ガリウム・ヒ素)
基板などのような半導体基板に対するアニール処理など
の熱処理を行う際には、図3の部分断面図で概略構造を
示すような熱処理炉が用いられている。すなわち、この
図2における符号10は熱処理炉を構成する石英ガラス
製の炉芯管、11は熱処理すべき半導体基板Wを搭載し
たうえで炉芯管10内に装入される平面視U字形状の基
板搭載用ボートであり、この基板搭載用ボート11上に
は多数枚の半導体基板Wがその表裏面を前後に向けた立
姿勢で並列配置されるようになっている。
2. Description of the Related Art Conventionally, GaAs (gallium arsenide)
When performing heat treatment such as annealing on a semiconductor substrate such as a substrate, a heat treatment furnace having a schematic structure shown in the partial cross-sectional view of FIG. 3 is used. That is, reference numeral 10 in FIG. 2 is a quartz glass furnace core tube that constitutes a heat treatment furnace, and 11 is a U-shaped plan view in which the semiconductor substrate W to be heat-treated is mounted and then inserted into the furnace core tube 10. The substrate mounting boat is configured such that a large number of semiconductor substrates W are arranged in parallel on the substrate mounting boat 11 in an upright posture with their front and back surfaces facing forward and backward.

【0003】そして、この基板搭載用ボート11は、4
00〜1200℃というような高温下で使用されるもの
であり、また、半導体基板Wに対する不純物として注入
される重金属イオンなどによって汚染されることがない
よう、石英を用いて形成されるのが一般的となってい
る。なお、このとき、半導体基板Wのそれぞれは、基板
搭載用ボート11の互いに一対ずつ平行する基板支持位
置ごとに直接形成された溝12の一対ずつに差し込むこ
とによって支持されるようになっている。
The board mounting boat 11 has four
It is used at a high temperature such as 00 to 1200 ° C., and is generally formed of quartz so as not to be contaminated by heavy metal ions or the like implanted as an impurity to the semiconductor substrate W. It has become a target. At this time, each of the semiconductor substrates W is supported by being inserted into each pair of the grooves 12 formed directly at each substrate supporting position of the substrate mounting boat 11 parallel to each other.

【0004】[0004]

【発明が解決しようとする課題】ところで、前記従来構
成とされた基板搭載用ボート11の形成素材である石英
は半導体基板Wに比べて非常に大きな熱容量を有するも
のであるから、これに形成された溝12内に差し込み支
持されて基板搭載用ボート11と直接的に接触する半導
体基板Wからは多量の熱量が奪われることになる。その
ため、半導体基板Wにおける差し込み部分の温度上昇が
局部的に不十分となったり、その温度上昇速度が他の部
分よりも遅れたりすることが起こる結果、半導体基板W
の面内における均一な熱処理が行われなくなって製品歩
留まりの低下を招いてしまうことがある。また、半導体
基板W面内の熱的不均一によってシート抵抗の不均一が
生じることになり、製品の有する電気的特性に問題が生
じるという不都合もあった。
By the way, since quartz, which is a forming material of the substrate mounting boat 11 having the above-mentioned conventional structure, has a very large heat capacity as compared with the semiconductor substrate W, it is formed on this. A large amount of heat is taken from the semiconductor substrate W that is inserted into and supported by the groove 12 and is in direct contact with the substrate mounting boat 11. As a result, the temperature rise at the insertion portion of the semiconductor substrate W may become insufficient locally, or the temperature rise rate may be delayed as compared with the other portions.
In some cases, the uniform heat treatment in the plane may not be performed, leading to a decrease in product yield. In addition, the sheet resistance becomes non-uniform due to thermal non-uniformity in the surface of the semiconductor substrate W, which causes a problem in that the electrical characteristics of the product may be problematic.

【0005】本発明は、このような不都合に鑑みて創案
されたものであって、半導体基板の面内における均一な
熱処理を行うことができ、製品歩留まり及び電気的特性
の向上を図ることが容易な熱処理炉の提供を目的として
いる。
The present invention was devised in view of such inconvenience, and it is possible to perform uniform heat treatment within the surface of the semiconductor substrate, and it is easy to improve the product yield and electrical characteristics. The purpose is to provide a simple heat treatment furnace.

【0006】[0006]

【課題を解決するための手段】本発明にかかる熱処理炉
は、このような目的を達成するために、立姿勢で並列配
置された多数枚の半導体基板を搭載して炉芯管内に装入
される基板搭載用ボートを備えており、この基板搭載用
ボートの基板支持位置ごとには半導体基板と同程度の熱
容量を有する素材からなる基板支持具が取り付けられて
いることを特徴とするものである。
In order to achieve such an object, a heat treatment furnace according to the present invention is mounted in a furnace core tube with a large number of semiconductor substrates arranged in parallel in an upright position. And a board supporting member made of a material having a heat capacity similar to that of the semiconductor substrate is attached to each board supporting position of the board mounting boat. ..

【0007】[0007]

【作用】上記構成によれば、基板搭載用ボートの基板支
持位置ごとには半導体基板と同程度の熱容量を有する素
材からなる基板支持具が取り付けられているのであるか
ら、半導体基板のそれぞれはこれが差し込み支持された
基板支持具を介して熱容量の大きな基板搭載用ボートと
間接的に接触していることになる。そこで、この基板搭
載用ボートによって半導体基板のそれぞれから多量の熱
量が奪われることはなくなる結果、各半導体基板Wの差
し込み部分における温度上昇及び温度上昇速度も他の部
分と同様となる。
According to the above construction, since the substrate support made of a material having the same heat capacity as the semiconductor substrate is attached to each substrate support position of the substrate mounting boat, each of the semiconductor substrates is This means that it is indirectly contacted with the board mounting boat having a large heat capacity through the inserted and supported board supporting member. Therefore, a large amount of heat is not taken from each of the semiconductor substrates by the substrate mounting boat, and as a result, the temperature rise and the temperature rise speed at the insertion portion of each semiconductor substrate W become the same as those of the other portions.

【0008】[0008]

【実施例】以下、本発明の実施例を図面に基づいて説明
する。
Embodiments of the present invention will be described below with reference to the drawings.

【0009】図1は本実施例にかかる熱処理炉の概略構
造を示す部分断面図であり、図2はその基板搭載用ボー
トを拡大して示す平面図である。なお、この熱処理炉の
構成は従来例と基本的に異ならないので、図1において
図3と互いに同一となる部品には同一符号を付してい
る。
FIG. 1 is a partial sectional view showing a schematic structure of a heat treatment furnace according to this embodiment, and FIG. 2 is an enlarged plan view showing a board mounting boat. Since the structure of this heat treatment furnace is basically the same as that of the conventional example, the same parts as those in FIG. 3 are designated by the same reference numerals in FIG.

【0010】本実施例にかかる熱処理炉は、半導体基板
W、例えば、GaAs基板のような半導体基板に対して
アニール処理などの熱処理を行う際に用いられるもので
あり、外周囲に加熱源としてのハロゲンランプ(図示し
ていない)などが配設された石英ガラス製の炉芯管10
と、立姿勢で並列配置された多数枚の半導体基板Wを搭
載したうえで炉芯管10内に装入される基板搭載用ボー
ト1とを備えている。そして、この基板搭載用ボート1
は、耐熱性及び重金属などによる耐汚染性に優れた石英
を用いることによって平面視U字形状として形成された
ものであり、この基板搭載用ボート1の開放された平行
部同士は連結によって一体化されている。さらに、この
基板搭載用ボート1の平行部同士の互いに対向する位置
に設けられた半導体基板Wの支持位置ごとには、半導体
基板Wと同程度の熱容量を有する素材であるグラファイ
トやシリコンカーバイドなどからなる基板支持具2が取
り付けられている。
The heat treatment furnace according to the present embodiment is used when performing heat treatment such as annealing treatment on a semiconductor substrate W, for example, a semiconductor substrate such as a GaAs substrate, and is used as a heat source in the outer periphery. Quartz glass furnace core tube 10 provided with a halogen lamp (not shown) and the like
And a board mounting boat 1 to be loaded into the furnace core tube 10 after mounting a large number of semiconductor substrates W arranged in parallel in a standing posture. And this board mounting boat 1
Is formed in a U-shape in plan view by using quartz, which is excellent in heat resistance and contamination resistance due to heavy metals and the like, and the open parallel portions of the board mounting boat 1 are integrated by connection. Has been done. Further, for each supporting position of the semiconductor substrate W provided at the position where the parallel portions of the substrate mounting boat 1 face each other, graphite or silicon carbide, which is a material having a heat capacity similar to that of the semiconductor substrate W, is used. The substrate support 2 is attached.

【0011】すなわち、この基板搭載用ボート1の互い
に平行して半導体基板Wを支持することになる平行部の
所定位置ごとには、所定の形状及び大きさとされた凹部
(図示していない)がそれぞれ形成されており、基板支
持具2は凹部のそれぞれに対する嵌合などの手法によっ
て取り付けられている。そして、これらの互いに対向し
て取り付けられる基板支持具2の一対ごとには、半導体
基板Wの所定部分が差し込み支持されることになる溝1
2が予め対向しうるようにして形成されている。なお、
ここで、GaAsの有する熱容量は0.34J・g-1
-1程度、石英のそれは1.53J・g-1・K-1程度で
あるのに対し、グラファイトの有する熱容量は0.43
J・g-1・K-1程度、シリコンカーバイドのそれは0.
61J・g-1・K-1程度である。
That is, a concave portion (not shown) having a predetermined shape and size is provided at each predetermined position of the parallel portion of the substrate mounting boat 1 which supports the semiconductor substrate W in parallel with each other. Each of them is formed and the substrate support 2 is attached by a technique such as fitting into each of the recesses. Then, for each pair of the substrate supporting members 2 attached so as to face each other, the groove 1 into which a predetermined portion of the semiconductor substrate W is inserted and supported.
2 are formed so that they can face each other in advance. In addition,
Here, the heat capacity of GaAs is 0.34 J · g −1 ·
K about -1, whereas that of quartz is about 1.53J · g -1 · K -1, heat capacity possessed by the graphite 0.43
J · g −1 · K −1 , that of silicon carbide is 0.
It is about 61 J · g −1 · K −1 .

【0012】ところで、本発明の発明者が上記構成の基
板搭載用ボート1を用いて半導体基板WであるGaAs
基板に対するアニール処理試験を行ったところ、このG
aAs基板の差し込み部分のみにおける温度上昇が局部
的に不十分となったり、その温度上昇速度が他の部分よ
りも遅れたりすることは起こらず、GaAs基板の面内
における均一な熱処理が行われることが確認されてい
る。なお、この試験においては、注入エネルギー100
KeV,注入量5×1012/cm2 のSi陽イオンを室
温下でイオン注入したGaAs基板を用いて行ったもの
であり、試験に際してのアニール温度を950℃と設定
しておいた。
By the way, the inventor of the present invention uses the substrate mounting boat 1 having the above-mentioned structure to form a GaAs semiconductor substrate W.
When an annealing treatment test was performed on the substrate, this G
The temperature rise only in the insertion part of the aAs substrate is not locally insufficient, and the temperature rise rate is not delayed compared to the other parts, and uniform heat treatment is performed in the plane of the GaAs substrate. Has been confirmed. In this test, the injection energy is 100
This was performed using a GaAs substrate in which KeV and an implantation amount of 5 × 10 12 / cm 2 were implanted with Si cations at room temperature, and the annealing temperature during the test was set to 950 ° C.

【0013】そして、この試験に際しては、Si陽イオ
ンの注入量を1×1011〜5×1014/cm2 の範囲内
で変化させたり、その注入エネルギーを10〜400K
eVの範囲内で変化させたり、アニール処理温度を80
0〜1200℃の範囲内で変化させたりしてみたが、こ
れらの変化に伴う顕著な相違はみられなかった。また、
GaAs基板に注入するイオン種をSiからS,Se,
Sn,Teなどのn形不純物もしくはBe,Mg,Zn
などのp形不純物に変えることも行ってみたが、何らの
不都合も生じなかった。さらにまた、アニール処理する
半導体基板Wの種類をInP基板やAlGaAs基板、
InGaAs基板などの化合物半導体基板に変えてみた
が、このことに伴う顕著な相違はみられず、また、Si
基板などの単元素半導体基板に変えても何らの不都合は
生じなかった。
In this test, the implantation amount of Si cations was changed within the range of 1 × 10 11 to 5 × 10 14 / cm 2 , and the implantation energy was 10 to 400K.
Change within the range of eV or change the annealing temperature to 80
Although it was changed within the range of 0 to 1200 ° C., no significant difference was observed with these changes. Also,
The ion species to be implanted in the GaAs substrate are Si, S, Se,
N-type impurities such as Sn, Te or Be, Mg, Zn
I tried changing to p-type impurities such as, but no inconvenience occurred. Furthermore, the type of the semiconductor substrate W to be annealed is an InP substrate or an AlGaAs substrate,
I changed to a compound semiconductor substrate such as an InGaAs substrate, but there is no significant difference due to this, and Si
No inconvenience occurred even if the substrate was changed to a single element semiconductor substrate.

【0014】[0014]

【発明の効果】以上説明したように、本発明にかかる熱
処理炉によれば、熱処理すべき半導体基板と同程度の熱
容量を有する素材からなる基板支持具を基板搭載用ボー
トの基板支持位置ごとに取り付けたので、半導体基板の
それぞれはこれが差し込み支持された基板支持具を介し
て熱容量の大きな基板搭載用ボートと間接的に接触して
いることになり、基板搭載用ボートによって半導体基板
のそれぞれから多量の熱量が奪われることはなくなる。
したがって、各半導体基板の差し込み部分における温度
上昇及び温度上昇速度も他の部分と同様となり、その面
内における均一な熱処理が行われることになる結果、製
品歩留まりの向上が図れるという効果が得られる。ま
た、半導体基板の面内における熱的均一化が可能となる
結果、シート抵抗の均一化が図れることになって製品の
有する電気的特性の向上が図れるという効果が得られる
ことになる。
As described above, according to the heat treatment furnace of the present invention, the substrate support made of a material having the same heat capacity as the semiconductor substrate to be heat treated is provided at each substrate support position of the substrate mounting boat. Since they are attached, each of the semiconductor substrates is in indirect contact with the board mounting boat having a large heat capacity through the board support member inserted and supported, and the board mounting boat allows a large amount of each semiconductor substrate to be mounted. The heat of will not be taken away.
Therefore, the temperature rise and the temperature rise rate in the insertion portion of each semiconductor substrate are the same as those in the other portions, and uniform heat treatment is performed within the surface, so that the product yield can be improved. Further, as a result of enabling thermal uniformity within the surface of the semiconductor substrate, it is possible to obtain an effect that the sheet resistance can be made uniform and the electrical characteristics of the product can be improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本実施例にかかる熱処理炉の概略構造を示す部
分断面図である。
FIG. 1 is a partial cross-sectional view showing a schematic structure of a heat treatment furnace according to this example.

【図2】基板搭載用ボートを拡大して示す平面図であ
る。
FIG. 2 is an enlarged plan view showing a board mounting boat.

【図3】従来例にかかる熱処理炉の概略構造を示す部分
断面図である。
FIG. 3 is a partial cross-sectional view showing a schematic structure of a heat treatment furnace according to a conventional example.

【符号の説明】[Explanation of symbols]

1 基板搭載用ボート 2 基板支持具 10 炉芯管 W 半導体基板 1 board loading boat 2 board support 10 furnace core tube W semiconductor board

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 立姿勢で並列配置された多数枚の半導体
基板(W)を搭載して炉芯管(10)内に装入される基
板搭載用ボート(1)を備えており、この基板搭載用ボ
ート(1)の基板支持位置ごとには半導体基板(W)と
同程度の熱容量を有する素材からなる基板支持具(2)
が取り付けられていることを特徴とする半導体基板用熱
処理炉。
1. A substrate mounting boat (1) for mounting a large number of semiconductor substrates (W) arranged in parallel in an upright position and loaded into a furnace core tube (10), comprising: A substrate support (2) made of a material having a heat capacity similar to that of the semiconductor substrate (W) at each substrate support position of the mounting boat (1).
A heat treatment furnace for semiconductor substrates, wherein the heat treatment furnace is attached.
JP21192491A 1991-08-23 1991-08-23 Thermal treatment furnace for semiconductor substrate Pending JPH0555154A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21192491A JPH0555154A (en) 1991-08-23 1991-08-23 Thermal treatment furnace for semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21192491A JPH0555154A (en) 1991-08-23 1991-08-23 Thermal treatment furnace for semiconductor substrate

Publications (1)

Publication Number Publication Date
JPH0555154A true JPH0555154A (en) 1993-03-05

Family

ID=16613928

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21192491A Pending JPH0555154A (en) 1991-08-23 1991-08-23 Thermal treatment furnace for semiconductor substrate

Country Status (1)

Country Link
JP (1) JPH0555154A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4965706B2 (en) * 2010-02-26 2012-07-04 Idec株式会社 Fluorescence spectrum identification method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4965706B2 (en) * 2010-02-26 2012-07-04 Idec株式会社 Fluorescence spectrum identification method

Similar Documents

Publication Publication Date Title
EP0119654B1 (en) A furnace suitable for heat-treating semiconductor bodies
US7510986B2 (en) Production method for semiconductor device
WO2001086035A1 (en) Epitaxial silicon wafer free from autodoping and backside halo
US4417347A (en) Semiconductor processor incorporating blackbody radiation source with constant planar energy flux
EP1295325A1 (en) Method and apparatus for forming a silicon wafer with a denuded zone
JPS58175826A (en) Heating method for semiconductor through light irradiation
JPH1197448A (en) Apparatus and method for heat treatment of semiconductor crystal
JPH0555154A (en) Thermal treatment furnace for semiconductor substrate
JP2800464B2 (en) Annealing furnace for compound semiconductor substrates
CN109994376B (en) Ohmic contact structure formed on silicon carbide substrate and forming method thereof
JPS60239400A (en) Process for annealing compound semiconductor
JP3693470B2 (en) Manufacturing method and manufacturing apparatus for silicon wafer with protective film
JPS60171723A (en) Manufacture of semiconductor device and apparatus therefor
JPH11111628A (en) Heating element made of silicon and semiconductor manufacturing apparatus using the same
US4421479A (en) Process for treating a semiconductor material by blackbody radiation source with constant planar energy flux
JPH02185037A (en) Short-time thermal treatment equipment
JPH06333914A (en) Semiconductor manufacturing device
JP3297267B2 (en) Heat treatment wafer boat and heat treatment apparatus using the same
JP2628911B2 (en) Heat treatment method for compound semiconductor
JPH01260834A (en) Heat treatment of iii-v compound semiconductor substrate
JPS6244847B2 (en)
JPS6037122A (en) Annealing method of semiconductor substrate
JPH11121595A (en) Thermal treatment jig for semiconductor wafer
JPH05267202A (en) Wafer support boat
JPS59101825A (en) Manufacture of semiconductor device and heat treatment apparatus therefor