JPH0548278A - Slot insertion-type signal processing board - Google Patents

Slot insertion-type signal processing board

Info

Publication number
JPH0548278A
JPH0548278A JP20052891A JP20052891A JPH0548278A JP H0548278 A JPH0548278 A JP H0548278A JP 20052891 A JP20052891 A JP 20052891A JP 20052891 A JP20052891 A JP 20052891A JP H0548278 A JPH0548278 A JP H0548278A
Authority
JP
Japan
Prior art keywords
board
signal processing
delay
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20052891A
Other languages
Japanese (ja)
Inventor
Hideki Ishibashi
英樹 石橋
Masayuki Takami
昌之 高見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP20052891A priority Critical patent/JPH0548278A/en
Publication of JPH0548278A publication Critical patent/JPH0548278A/en
Pending legal-status Critical Current

Links

Landscapes

  • Mounting Of Printed Circuit Boards And The Like (AREA)

Abstract

PURPOSE:To eliminate that the delay of an input/output signal affects a maintenance operation by a method wherein a delay circuit whose delay amount is the same as the delay amount of an expander board is laid in either a signal input route or a signal output route and the delay amount of the delay circuit is changed to 0 in the maintenance operation. CONSTITUTION:On a signal processing board 5, switches S and delay circuits D are laid respectively between a signal input connector part 51 and a signal processing part 52 as well as between the signal processing part 52 and a signal output connector part 53. The delay amount of the delay circuits D is set to the same as a delay amount generated via an expander board 4. Whether the switches S output an input signal directly or output it through the delay circuits D can be selected by a manual operation. The expander board 4 is formed in the same size as the signal processing board 5. Thereby, it is possible to achieve that the delay of an input/output signal by the use of the expander board 4 does not affect a maintenance operation.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、通信装置等のシステ
ムユニットに設けられたスロットに挿入されるスロット
挿入型信号処理ボードに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a slot insertion type signal processing board which is inserted into a slot provided in a system unit such as a communication device.

【0002】[0002]

【従来の技術】従来より、通信装置等のシステムにあっ
ては、複数のチャンネルについて同様な信号処理を施す
と共に、後のチャンネル数増減に対応可能とするため、
同一の信号処理回路を複数枚のボードに形成してシステ
ムユニットに実装するようにしている。また、検査・調
整や部品交換等の保守作業を容易にするため、機能別に
信号処理回路を分割し、各分割回路を複数枚のボードに
形成してシステムユニットに実装する場合もある。
2. Description of the Related Art Conventionally, in a system such as a communication device, the same signal processing is performed on a plurality of channels and it is possible to cope with the increase or decrease of the number of channels thereafter.
The same signal processing circuit is formed on a plurality of boards and mounted on the system unit. Further, in order to facilitate maintenance work such as inspection / adjustment and component replacement, the signal processing circuit may be divided according to function, and each divided circuit may be formed on a plurality of boards and mounted on a system unit.

【0003】上記の実装は、図2に示すように、システ
ムユニット1に設けられた所定のスロットに対応する信
号処理ボード2を挿入し、それぞれスロット奥に設けら
れたマザーボード3に接続して実現される。上記信号処
理ボード2について、動作状態の検査・調整等の保守作
業を行う場合に、スロット間隔が狭いため、手を入れた
り目視したりするのが困難である。そこで、このような
保守作業を行う際には、ボード2をいったん抜き出し、
エクスパンダボードを介在させてマザーボード3に接続
したりしている。
The above-mentioned mounting is realized by inserting a signal processing board 2 corresponding to a predetermined slot provided in the system unit 1 and connecting to a mother board 3 provided at the back of each slot, as shown in FIG. To be done. When performing maintenance work such as inspection / adjustment of the operation state of the signal processing board 2, it is difficult to put a hand or visually check it because the slot interval is narrow. Therefore, when performing such maintenance work, pull out the board 2 once,
It is connected to the motherboard 3 with an expander board interposed.

【0004】しかしながら、上記のようにエクスパンダ
ボードを用いても、例えば調整作業が終了した後、エク
スパンダボードを取り除いて再びスロットに挿入する
と、エクスパンダボードで生じた信号遅延により、入出
力信号の位相関係が変化してしまい、必ずしも調整通り
の動作がなされない場合がある。
However, even if the expander board is used as described above, if the expander board is removed and reinserted into the slot after the adjustment work is completed, the input / output signals are delayed due to the signal delay caused by the expander board. There is a case where the phase relationship of is changed and the operation does not always follow the adjustment.

【0005】[0005]

【発明が解決しようとする課題】以上述べたように従来
のスロット挿入型信号処理ボードでは、エクスパンダボ
ードを用いて検査・調整等の保守作業を行った場合、エ
クスパンダボードで生じた信号遅延により、入出力信号
の位相関係が変化してしまうため、必ずしも正確な検
査、調整通りの動作がなされない場合があった。
As described above, in the conventional slot insertion type signal processing board, when the expander board is used for maintenance work such as inspection and adjustment, the signal delay caused in the expander board is delayed. As a result, the phase relationship between the input and output signals changes, so that the correct inspection and adjustment may not always be performed.

【0006】この発明は上記の問題を解決するためにな
されたもので、簡易な構成にして、エクスパンダボード
使用による入出力信号の遅延が保守作業に影響しないス
ロット挿入型信号処理ボードを提供することを目的とす
る。
The present invention has been made to solve the above problems, and provides a slot insertion type signal processing board which has a simple structure and in which the delay of input / output signals due to the use of an expander board does not affect maintenance work. The purpose is to

【0007】[0007]

【課題を解決するための手段】上記目的を達成するため
にこの発明に係る挿入型信号処理ボードは、エクスパン
ダボードの遅延量と同一の遅延量を有する遅延回路を、
信号入力経路及び信号出力経路の少なくともいずれか一
方に介在させて、エクスパンダボードを使用する保守作
業時には、遅延回路の遅延量を0に切換えるようにした
ことを特徴とする。
To achieve the above object, an insertion type signal processing board according to the present invention includes a delay circuit having the same delay amount as that of an expander board.
It is characterized in that the delay amount of the delay circuit is switched to 0 at the time of maintenance work using the expander board by interposing it in at least one of the signal input path and the signal output path.

【0008】[0008]

【作用】上記構成による挿入型信号処理ボードでは、エ
クスパンダボードを介在させない通常の状態では、信号
経路でエクスパンダボードで生じる遅延量を与え、エク
スパンダボード使用状態では、その遅延量を0に切換
え、エクスパンダボードの使用の有無にかかわらず入出
力信号の位相関係を一定にする。
In the insertion type signal processing board having the above configuration, the delay amount generated in the expander board in the signal path is given in the normal state where the expander board is not interposed, and the delay amount is set to 0 when the expander board is used. The phase relationship of input / output signals is kept constant regardless of switching or the use of an expander board.

【0009】[0009]

【実施例】以下、図1を参照してこの発明の一実施例を
説明する。但し、図1において、図2と同一部分には同
一符号を付して示し、その説明を省略する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to FIG. However, in FIG. 1, the same parts as those in FIG. 2 are denoted by the same reference numerals, and the description thereof will be omitted.

【0010】図1(a)はエクスパンダボード4使用し
ない場合、図1(b)はエクスパンダボード4を使用し
た場合の構成を示している。信号処理ボード5は、信号
入力コネクタ部51と信号処理部52、信号処理部52
と信号出力コネクタ部53との間に、それぞれスイッチ
S及び遅延回路Dを介在して構成される。
FIG. 1A shows the configuration when the expander board 4 is not used, and FIG. 1B shows the configuration when the expander board 4 is used. The signal processing board 5 includes a signal input connector section 51, a signal processing section 52, and a signal processing section 52.
And a signal output connector section 53, a switch S and a delay circuit D are respectively interposed.

【0011】上記遅延回路Dの遅延量はエクスパンダボ
ード4を介すことによって生じる遅延量と同等に設定さ
れる。また、スイッチSは入力信号を直接出力するか遅
延回路Dに通して出力するかを、手動により選択するこ
とができるようになっている。
The delay amount of the delay circuit D is set to be equal to the delay amount generated through the expander board 4. Further, the switch S can manually select whether to directly output the input signal or output it through the delay circuit D.

【0012】尚、エクスパンダボード4は信号処理ボー
ド5と同じ大きさであり、その両端にマザーボード3と
信号処理ボード5を接続するための入出力コネクタ部4
1〜44及び信号線路45,46が設けられている。
The expander board 4 has the same size as the signal processing board 5, and the input / output connector section 4 for connecting the mother board 3 and the signal processing board 5 to both ends thereof.
1 to 44 and signal lines 45 and 46 are provided.

【0013】すなわち、図1(a)に示すように、エク
スパンダボード4を使用しない通常の動作状態では、入
出力経路の各スイッチSを遅延回路D側に接続してお
き、エクスパンダボード4の使用時に生じる遅延量を与
えておく。また、検査・調整等の保守作業を行うため、
図1(b)に示すようにエクスパンダボード4を介在さ
せた場合には、スイッチSをスルー側に切換え、遅延量
を0とする。このように、エクスパンダボード4の使用
による遅延量を、未使用時にも与えるようにしておくこ
とにより、その使用の有無にかかわらず入出力信号の位
相関係を一定に保つことができる。
That is, as shown in FIG. 1A, in a normal operating state where the expander board 4 is not used, each switch S in the input / output path is connected to the delay circuit D side and the expander board 4 is connected. Give the amount of delay that occurs when using. In addition, in order to perform maintenance work such as inspection and adjustment,
When the expander board 4 is interposed as shown in FIG. 1B, the switch S is switched to the through side and the delay amount is set to zero. In this way, by providing the delay amount due to the use of the expander board 4 even when the expander board 4 is not used, the phase relationship of the input / output signals can be kept constant regardless of whether or not the expander board 4 is used.

【0014】したがって、上記構成による信号処理ボー
ド4は、単にスイッチS及び遅延回路Dを設けるという
簡易な構成にして、エクスパンダボード4の使用の有無
にかかわらず、入出力信号の位相関係を一定に保つこと
ができるので、例えばエクスパンダボード4を使用して
調整した後に、ボード4を外してマザーボード3に接続
した場合でも、同じ調整結果を維持することができ、エ
クスパンダボード4の遅延が保守作業に影響しないよう
にすることができる。
Therefore, the signal processing board 4 having the above-described structure has a simple structure in which the switch S and the delay circuit D are simply provided, and the phase relationship of the input / output signals is constant regardless of whether the expander board 4 is used or not. Therefore, even if the board 4 is removed and connected to the mother board 3 after adjusting using the expander board 4, the same adjustment result can be maintained and the delay of the expander board 4 can be reduced. Maintenance work can be prevented from being affected.

【0015】尚、上記実施例ではスイッチSを手動とし
て説明したが、例えばエクスパンダボード4との接続時
に自動的にスルー側に切替わるようにしてもよいことは
勿論である。その他、この発明の要旨を逸脱しない範囲
で種々変形しても、同様に実施可能であることはいうま
でもない。
In the above embodiment, the switch S is described as a manual switch, but it goes without saying that the switch S may be automatically switched to the through side at the time of connection with the expander board 4. Needless to say, the present invention can be similarly implemented even if various modifications are made without departing from the scope of the present invention.

【0016】[0016]

【発明の効果】以上のようにこの発明によれば、簡易な
構成にして、エクスパンダボード使用による入出力信号
の遅延が保守作業に影響しないスロット挿入型信号処理
ボードを提供することができる。
As described above, according to the present invention, it is possible to provide a slot insertion type signal processing board which has a simple structure and in which the delay of the input / output signals due to the use of the expander board does not affect the maintenance work.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明に係るスロット挿入型信号処理ボード
の一実施例を示す構成図。
FIG. 1 is a configuration diagram showing an embodiment of a slot insertion type signal processing board according to the present invention.

【図2】従来のスロット挿入型信号処理ボードの構成を
示す斜視図。
FIG. 2 is a perspective view showing a configuration of a conventional slot insertion type signal processing board.

【符号の説明】[Explanation of symbols]

1…システムユニット、2…信号処理ボード、3…マザ
ーボード、4…エクスパンダボード、41〜44…入出
力コネクタ部、45,46…信号線路、5…信号処理ボ
ード、51…信号入力コネクタ部、52…信号処理部、
53…信号出力コネクタ部、S…スイッチ、D…遅延回
路。
DESCRIPTION OF SYMBOLS 1 ... System unit, 2 ... Signal processing board, 3 ... Motherboard, 4 ... Expander board, 41-44 ... Input / output connector part, 45,46 ... Signal line, 5 ... Signal processing board, 51 ... Signal input connector part, 52 ... Signal processing unit,
53 ... Signal output connector section, S ... Switch, D ... Delay circuit.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】システムユニットに設けられたスロットに
挿入され、前記ユニットのマザーボートと接続されて、
前記マザーボードから供給される入力信号に所定の処理
を施して処理信号をマザーボードに出力する信号処理回
路が形成され、保守作業時にはエクスパンダボードを介
して前記マザーボードに接続されるスロット挿入型信号
処理ボードにおいて、前記エクスパンダボードの遅延量
と同一の遅延量を有する遅延回路と、この遅延回路を前
記信号入力経路及び信号出力経路の少なくともいずれか
一方に介在させ、前記保守作業時には前記遅延回路の遅
延量を0に切換える遅延量切換手段とを具備するスロッ
ト挿入型信号処理ボード。
1. Inserted into a slot provided in a system unit and connected to a mother boat of the unit,
A slot insertion type signal processing board formed with a signal processing circuit for subjecting an input signal supplied from the mother board to a predetermined processing and outputting the processed signal to the mother board, which is connected to the mother board via an expander board during maintenance work. In, a delay circuit having the same delay amount as that of the expander board and the delay circuit is interposed in at least one of the signal input path and the signal output path, and the delay circuit delays during the maintenance work. A slot insertion type signal processing board comprising a delay amount switching means for switching the amount to 0.
JP20052891A 1991-08-09 1991-08-09 Slot insertion-type signal processing board Pending JPH0548278A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20052891A JPH0548278A (en) 1991-08-09 1991-08-09 Slot insertion-type signal processing board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20052891A JPH0548278A (en) 1991-08-09 1991-08-09 Slot insertion-type signal processing board

Publications (1)

Publication Number Publication Date
JPH0548278A true JPH0548278A (en) 1993-02-26

Family

ID=16425812

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20052891A Pending JPH0548278A (en) 1991-08-09 1991-08-09 Slot insertion-type signal processing board

Country Status (1)

Country Link
JP (1) JPH0548278A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015530717A (en) * 2012-09-06 2015-10-15 ピーアイ−コーラル, インコーポレーテッドPi−Coral, Inc. Reduction of crosstalk in inter-board electronic communication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015530717A (en) * 2012-09-06 2015-10-15 ピーアイ−コーラル, インコーポレーテッドPi−Coral, Inc. Reduction of crosstalk in inter-board electronic communication

Similar Documents

Publication Publication Date Title
US5101151A (en) Printed circuit board test system and application thereof to testing printed circuit boards forming a digital signal multiplex-demultiplex equipment
JPH0548278A (en) Slot insertion-type signal processing board
JP2758251B2 (en) Digital multiplex converter
JPS5824925A (en) Controlling system for bidirectional bus
US6192437B1 (en) Transmission apparatus with control circuit/relay within each card providing connection to related card output depending on related slot ID/ redundancy/non-redundancy, working/protection signals
JPH0548367A (en) Device for preventing undesired radiation
JPH02197912A (en) Clock skew adjusting system
JPH11135920A (en) Printed wiring board and clock skew control method
KR19980028358A (en) Device having skew compensation circuit and control method thereof
JP3961607B2 (en) Integrated circuit device test circuit and test method
JPS59225595A (en) Device for testing and regulating electronic circuit board
JPH0738399A (en) Bidirectional buffer circuit
KR840000385B1 (en) Bus connection system
KR100310848B1 (en) Clock Supply for Synchronous Transmission Systems_
JPS63208109A (en) Electronic circuit board
JPH04243328A (en) Transmission line changeover circuit
JPH04243329A (en) Crosstalk reduction transmission circuit
JPH09146625A (en) Timing adjusting device corresponding to adjusting board
JPH06175961A (en) Automatic input/output address setting device
JPH05265945A (en) Information processor
JPS59135527A (en) System bus system
JPH05274067A (en) Information processor
JPH0375894B2 (en)
JPS5848923B2 (en) Electronic circuits such as arithmetic circuits
JPS6432696A (en) Determining method for position of correction of printed wiring board