JPH0538158A - Dc power supply device - Google Patents

Dc power supply device

Info

Publication number
JPH0538158A
JPH0538158A JP3184945A JP18494591A JPH0538158A JP H0538158 A JPH0538158 A JP H0538158A JP 3184945 A JP3184945 A JP 3184945A JP 18494591 A JP18494591 A JP 18494591A JP H0538158 A JPH0538158 A JP H0538158A
Authority
JP
Japan
Prior art keywords
signal
output
current
sample
inverter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3184945A
Other languages
Japanese (ja)
Other versions
JP3063251B2 (en
Inventor
Tatsuyoshi Sueishi
辰義 居石
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP3184945A priority Critical patent/JP3063251B2/en
Publication of JPH0538158A publication Critical patent/JPH0538158A/en
Application granted granted Critical
Publication of JP3063251B2 publication Critical patent/JP3063251B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Dc-Dc Converters (AREA)
  • Inverter Devices (AREA)

Abstract

PURPOSE:To control, the load current with high degree of accuracy by making an output signal of a sample hold circuit as a signal proportional to the load current. CONSTITUTION:A signal proportional to the primary current of a transformer 5 measured by a current measuring equipment 9 is inputted to a sample hold circuit 83 through an absolute value circuit 81. The sample hold circuit 83 makes the output of a pulse generator 82 as a sample signal to make sample hold action, and the output is outputted to a current controller through a low pass filter 84. The sample signal from the pulse generator 82 is outputted to just an intermediate section of the leading edge and trailing edge of ON command of a power transistor, so that a dc component of the output voltage of the sample hold circuit 83 corresponds to the load current, an error-caused in accordance with a period when the primary current of the transformer 5 reaches O is eliminated, and a signal proportion to the load current having high degree of accuracy is obtained.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、例えば、アルマイト
メッキの電源のように、低電圧、大電流でしかも高精度
の電流制御を必要とする直流電源装置としての、商用交
流電源をいったん整流しその出力をインバータによって
高周波交流に変換し、この交流を所定の電圧に変換した
上で再度整流して直流を得る直流電源装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention temporarily rectifies a commercial AC power source as a DC power source apparatus requiring a low voltage, large current and highly accurate current control, such as an alumite plating power source. The present invention relates to a direct-current power supply device that converts its output into high-frequency alternating current by an inverter, converts this alternating current into a predetermined voltage, and then rectifies it to obtain direct current.

【0002】[0002]

【従来の技術】図3はこの種の直流電源装置を示す回路
図である。この図において、電力系統から配電された商
用周波三相電源1から供給される電力を整流器2で整流
して得られた直流電力をインバータ4で数kHzの方形波
単相交流電力に変換し、この交流を変圧器5で適当な電
圧に降圧後整流器6で整流して負荷7に直流電流を供給
する。
2. Description of the Related Art FIG. 3 is a circuit diagram showing a DC power supply device of this type. In this figure, the DC power obtained by rectifying the power supplied from the commercial frequency three-phase power supply 1 distributed from the power system by the rectifier 2 is converted into a square wave single-phase AC power of several kHz by the inverter 4, This AC is stepped down to an appropriate voltage by the transformer 5 and rectified by the rectifier 6 to supply a DC current to the load 7.

【0003】負荷7に流れる電流は所定の電流値に高精
度に制御される必要があり、そのために、インバータ4
の出力電流を電流測定器9で測定して制御装置4に入力
し、制御装置4の内部でこれを整流して負荷7に流れる
電流に比例した制御信号を得、これと負荷電流を指定す
る設定信号との差信号が図示しない電流調節器に入力さ
れ、電流調節器の出力信号が制御信号としてパルス発生
によってイバータ4を構成するパワートランジスタのオ
ン指令信号が生成される。
The current flowing through the load 7 must be controlled to a predetermined current value with high precision, and therefore the inverter 4
Output current is measured by the current measuring device 9 and input to the control device 4, which is rectified inside the control device 4 to obtain a control signal proportional to the current flowing through the load 7, and this and the load current are designated. A difference signal from the setting signal is input to a current regulator (not shown), and an output signal of the current regulator is used as a control signal to generate an ON command signal for the power transistor forming the inverting 4 by pulse generation.

【0004】平滑コンデンサ3はインバータ4に入力さ
れる直流電圧に含まれる脈流成分を除去するものであ
る。電流測定器9としては周波数が数kHzと商用周波数
に比べればはるかに高周波である上に方形波なので、周
波数特性の優れた電流測定器であるホールCTが使用さ
れる。図4は図3の各部の電圧、電流の波形を示す波形
図である。この図において、Aはインバータ4を構成す
る4つのパワートランジスタのうちのパワートランジス
タ41,44のオン指令信号、Bはパワートランジスタ
42,43のオン指令信号であり、信号がHighのときに
オン、Low のときにオフになる。Cはインバータ4の出
力電圧、Dは同じく出力電流、Eは負荷7の端子間の電
圧である負荷電圧、Fは負荷7に流れる負荷電流であ
る。
The smoothing capacitor 3 removes the pulsating current component contained in the DC voltage input to the inverter 4. As the current measuring device 9, a Hall CT, which is a current measuring device having excellent frequency characteristics, is used because it has a square wave with a frequency of several kHz, which is much higher than the commercial frequency. FIG. 4 is a waveform diagram showing the voltage and current waveforms of the respective parts of FIG. In this figure, A is an ON command signal for the power transistors 41 and 44 of the four power transistors forming the inverter 4, and B is an ON command signal for the power transistors 42 and 43. Off when low. C is the output voltage of the inverter 4, D is the same output current, E is the load voltage which is the voltage across the terminals of the load 7, and F is the load current flowing through the load 7.

【0005】負荷7の端子電圧Eの脈流成分の周波数は
インバータ4の出力電圧の周波数の2倍なので10kHz
を越える高い周波数成分なので、この周波数に対しては
負荷7のインピーダンスはインダクタンス成分が主体と
なるのが普通であり、したがって、負荷電流Fは例えば
図の時点t1 とt2との間の期間である負荷電圧Eが0
でないときに直線的に上昇し、時点t2 とt3 との間の
期間である負荷電圧Eが0のときに直線的に降下するの
こぎり状の波形になる。
Since the frequency of the pulsating current component of the terminal voltage E of the load 7 is twice the frequency of the output voltage of the inverter 4, it is 10 kHz.
Since it is a high frequency component that exceeds, the impedance of the load 7 is mainly the inductance component for this frequency, and therefore the load current F is, for example, in the period between time points t 1 and t 2 in the figure. Load voltage E is 0
When the load voltage E is 0, which is a period between the time points t 2 and t 3 , it linearly decreases.

【0006】これにともなって、インバータ4の出力電
流Dは台形状の波形になり全てのパワートランジスタ4
1,42,43,44がオフの状態のときには0になっ
ている。負荷電流Fはこのオフの期間でも0ではなく、
整流器6の2つの整流素子61,62が同時にオン状態
にあって、変圧器5の二次側の2つの巻線の電流が互い
に打ち消し合っている状態にある。
Along with this, the output current D of the inverter 4 becomes a trapezoidal waveform, and all the power transistors 4
It is 0 when 1, 42, 43 and 44 are off. The load current F is not 0 even in this off period,
The two rectifying elements 61, 62 of the rectifier 6 are in the ON state at the same time, and the currents of the two windings on the secondary side of the transformer 5 cancel each other.

【0007】図5は図3のインバータ4の出力側の回路
以降と制御装置の一部を示す部分回路図である。この図
において、電流測定器9で測定された電流信号は制御装
置8の中の全波整流器である絶対値回路81によって負
側信号も正信号に変換され低域通過フィルタ82によっ
て脈流成分が除去され直流成分だけが出力されて図示し
ない電流調節器に入力される。これ以降の回路の図示は
省略してある。
FIG. 5 is a partial circuit diagram showing the output side circuit of the inverter 4 of FIG. 3 and a part of the control device. In this figure, the current signal measured by the current measuring device 9 is converted into a positive signal by the absolute value circuit 81, which is a full-wave rectifier in the control device 8, and a pulsating flow component is generated by the low-pass filter 82. Only the DC component is output after being removed and input to a current regulator (not shown). Illustration of the circuits after this is omitted.

【0008】図6は図5の各部の電圧、電流の波形を示
す波形図であり、図4と同じ電圧、電流については同じ
符号をつけてあるので説明を省略する。Gは絶対値回路
81の出力信号である。この図において、時点t1 と時
点t2 との間の期間は負荷電流Fと絶対値回路81の出
力信号Gとは相似である。一方、時点t2 と時点t3
期間では、負荷電流Fが0ではないのに絶対値回路81
の出力信号Gは0となっているので、この信号の脈流成
分を取り除いた低域通過フィルタ82の出力信号である
直流電圧値は、負荷電流Fの直流成分に対して、時点t
2 と時点t3 との間の期間(t3 −t2 )が大きいほど
小さな値になる。すなわち、期間(t3 −t2 )に略比
例した誤差が生ずることになる。
FIG. 6 is a waveform diagram showing the waveforms of the voltages and currents of the respective parts of FIG. 5, and the same reference numerals are given to the same voltages and currents as in FIG. G is an output signal of the absolute value circuit 81. In this figure, the load current F and the output signal G of the absolute value circuit 81 are similar during the period between the time points t 1 and t 2 . On the other hand, during the period between the time points t 2 and t 3 , although the load current F is not 0, the absolute value circuit 81
Since the output signal G of the signal is 0, the DC voltage value which is the output signal of the low-pass filter 82 from which the pulsating flow component of this signal is removed is the time t with respect to the DC component of the load current F.
Period between 2 and time t 3 (t 3 -t 2) is higher in the smaller value larger. That is, the error is generated that is substantially proportional to the period (t 3 -t 2).

【0009】このような誤差の生じない負荷電流の測定
方法として、負荷回路に直接分流器を接続してこの分流
器の端子電圧を負荷回路と制御装置との間の絶縁をとる
ための絶縁変換器を介して制御装置に入力する方法があ
るが、負荷電流が前述のように数千アンペアという大電
流の分流器は高価な上に、高周波特性の悪い分流器では
測定誤差が大きくなるという問題もあって周波数特性の
優れた分流器を使用する必要があるので更に高価な分流
器になるという問題がある。したがって、このような大
電流の直流の測定方法としては前述のようなインバータ
4の出力側、言い換えれば変圧器5の一次側の交流電流
を測定して整流することによって負荷電流に比例した信
号を得る方法が一般的である。
As a method of measuring a load current without such an error, a shunt is directly connected to the load circuit, and a terminal voltage of the shunt is isolated from the load circuit to the control device. There is a method of inputting it to the control device via a current divider, but the problem is that a large current shunt with a load current of several thousand amps is expensive as described above, and a measurement error increases with a shunt with poor high-frequency characteristics. As a result, it is necessary to use a shunt with excellent frequency characteristics, so there is a problem that the shunt becomes more expensive. Therefore, as a method of measuring a direct current of such a large current, a signal proportional to the load current is obtained by measuring and rectifying the alternating current on the output side of the inverter 4, that is, the primary side of the transformer 5 as described above. The method of obtaining is common.

【0010】[0010]

【発明が解決しようとする課題】前述のように、直流電
源装置のインバータ4の出力側の交流電流を測定してこ
れから負荷電流に比例する信号を得る方式は安価ではあ
るが、インバータ4を構成するパワートランジスタが全
部オフになって出力電流が0になる期間に略比例して負
荷電流の測定誤差が増大するという問題がある。
As described above, the method of measuring the AC current on the output side of the inverter 4 of the DC power supply device and obtaining the signal proportional to the load current from this is inexpensive, but the inverter 4 is constructed. There is a problem that the measurement error of the load current increases substantially in proportion to the period when all the power transistors are turned off and the output current becomes zero.

【0011】この発明の目的は、このような問題を解決
して、安価な負荷電流測定方式であるインバータの出力
側の電流を測定する方式を採用してしかもオフ期間に係
わる測定誤差のない高精度の負荷電流測定値が得られる
直流電源装置を提供することにある。
An object of the present invention is to solve such a problem and adopt a method of measuring the current on the output side of the inverter, which is an inexpensive load current measuring method, and has a high level of measurement error related to the off period. It is an object of the present invention to provide a DC power supply device that can obtain an accurate load current measurement value.

【0012】[0012]

【課題を解決するための手段】上記課題を解決するため
に、この発明によれば、商用周波交流電源から直流を得
る整流器、この整流器の出力が入力されて所定の周波数
の方形波交流を出力するインバータ、このインバータの
出力を制御する制御装置、前記インバータの出力電圧を
変換する変圧器、及びこの変圧器の二次出力を整流する
整流器からなり、前記制御装置が前記インバータの出力
電流を測定する電流測定器の出力信号が入力されて前記
方形波の波形幅を制御することによって前記整流器の出
力電流を制御する直流電源装置において、前記制御装置
が、その入力信号である前記電流測定器の出力信号を全
波整流して絶対値信号を得る絶対値回路、前記インバー
タのオン指令信号の立ち上がり時点と立ち下がり時点の
中間の時点にパルス信号を出力するパルス発生器、及び
このパルス発生器が出力するパルス信号をサンプル信号
として前記絶対値回路の出力信号をサンプルしホールド
するサンプル・ホールド回路とを備え、このサンプル・
ホールド回路の出力信号を負荷電流に比例する信号とす
るものとし、また、パルス発生器が、インバータの少な
くとも1つのオン指令信号を入力信号とするものとす
る。
In order to solve the above-mentioned problems, according to the present invention, a rectifier for obtaining a direct current from a commercial frequency AC power supply, and an output of the rectifier is input to output a square wave AC of a predetermined frequency. An inverter, a control device that controls the output of the inverter, a transformer that converts the output voltage of the inverter, and a rectifier that rectifies the secondary output of the transformer, and the control device measures the output current of the inverter. In the DC power supply device for controlling the output current of the rectifier by controlling the waveform width of the square wave by inputting the output signal of the current measuring device, the control device is the input signal of the current measuring device. An absolute value circuit for full-wave rectifying the output signal to obtain an absolute value signal, and a pulse signal at an intermediate point between the rising time and the falling time of the inverter ON command signal. Pulse generator for outputting a signal, and a sample and hold circuit samples and holds the output signal of the absolute value circuit a pulse signal output from the pulse generator as a sample signal, the sample
It is assumed that the output signal of the hold circuit is a signal that is proportional to the load current, and that the pulse generator uses at least one ON command signal of the inverter as an input signal.

【0013】[0013]

【作用】この発明の構成において、入力信号である電流
測定器の出力信号を全波整流して絶対値信号を得る絶対
値回路、インバータのオン指令信号の立ち上がり時点と
立ち下がり時点の中間の時点にパルス信号を出力するパ
ルス発生器、及びこのパルス発生器が出力するパルス信
号をサンプル信号として絶対値回路の出力信号をホール
ドするサンプル・ホールド回路を制御装置に備え、この
サンプル・ホールド回路の出力信号を負荷電流に比例す
る信号とすると、負荷電流はオン指令信号が0でないと
きに直線的に上昇し、オン指令信号が0のときに直線的
に下降するのこぎり状の波形であるが、前述のサンプル
信号によって決まるサンプル時点での絶対値回路の出力
信号はオン指令信号が0でない期間での平均値になり、
この値は負荷電流の同じ期間での平均値に比例する値に
なる。また、オン指令信号が0の期間では絶対値回路の
出力信号は0であるが、負荷電流は0ではなくその平均
値は0でないときの平均値と同じである。サンプル値は
この期間もホールドされるので、結果的にサンプル・ホ
ールド回路の出力信号はオン指令信号のパルス幅に関係
なしに負荷電流に比例した信号となる。
In the structure of the present invention, an absolute value circuit for full-wave rectifying the output signal of the current measuring device as an input signal to obtain an absolute value signal, an intermediate time point between the rising time and the falling time of the ON command signal of the inverter. The control device is equipped with a pulse generator that outputs a pulse signal to the controller and a sample-hold circuit that holds the output signal of the absolute value circuit using the pulse signal output by this pulse generator as the sample signal. Assuming that the signal is a signal proportional to the load current, the load current has a sawtooth waveform that increases linearly when the ON command signal is not 0 and decreases linearly when the ON command signal is 0. The output signal of the absolute value circuit at the sampling time determined by the sample signal of becomes the average value in the period when the ON command signal is not 0,
This value is proportional to the average value of the load current in the same period. Further, the output signal of the absolute value circuit is 0 during the period when the ON command signal is 0, but the load current is not 0 and its average value is the same as the average value when it is not 0. Since the sample value is held also during this period, the output signal of the sample and hold circuit becomes a signal proportional to the load current regardless of the pulse width of the ON command signal.

【0014】また、サンプル信号を生成するためのパル
ス発生器の入力信号としてインバータのオン指令信号を
使用するとこのオン指令信号の立ち上がり時点と立ち下
がり時点との丁度中間の時点にサンプル信号を発する回
路を容易に製作することができる。また、2つのオン指
令信号の全てを使用するのでなく1つだけを入力信号と
しても殆ど同じ作用を得ることができる。
Further, when the ON command signal of the inverter is used as the input signal of the pulse generator for generating the sample signal, the circuit which issues the sample signal at a time point just between the rising time and the falling time of the ON command signal. Can be easily manufactured. Further, almost the same operation can be obtained even when only one of the two ON command signals is used instead of using all of them.

【0015】[0015]

【実施例】以下この発明を実施例に基づいて説明する。
図1はこの発明の実施例を示す直流電源装置の部分回路
図であり、図5と同じ回路要素に対しては共通の符号を
付けて詳細な説明を省略する。この図において、電流測
定器9で測定された変圧器5の一次電流に比例する信号
は制御装置8内の絶対値回路81によって負成分を正成
分に変換してサンプル・ホールド回路83に入力する。
サンプル・ホールド回路83はパルス発生器82が出力
するパルス信号をサンプル信号として前述の入力信号の
その時点の値をサンプルし次のサンプル信号までホール
ドするとともにその値を出力する。この出力信号を低域
通過フィルタ84を通して図示しない電流調節器に入力
する。
EXAMPLES The present invention will be described below based on examples.
FIG. 1 is a partial circuit diagram of a DC power supply device showing an embodiment of the present invention, and the same circuit elements as those in FIG. In this figure, a signal proportional to the primary current of the transformer 5 measured by the current measuring device 9 is converted from a negative component into a positive component by the absolute value circuit 81 in the control device 8 and input to the sample and hold circuit 83. .
The sample and hold circuit 83 uses the pulse signal output from the pulse generator 82 as a sample signal to sample the value of the above-mentioned input signal at that time, hold it until the next sample signal, and output that value. This output signal is input to a current regulator (not shown) through the low pass filter 84.

【0016】図2は図1の各部の電圧、電流波形を示す
波形図であり、図4,図6と同じ電圧、電流に対しては
共通の符号を付けてある。Hはパルス発生器82の出力
信号、Iはサンプル・ホールド回路83の出力信号であ
る。パルス発生器82の入力信号はオン指令信号A,B
の和信号とし、この入力信号を用いて出力信号Hを生成
する。出力信号Hの最初に示すパルスが発する時点tm
はオン信号Aの立ち上がり時点t1 と立ち下がり時点t
2 の丁度中間に設定してある。すなわち、tm =(t1
+t2 )/2が成立する。絶対値回路81の出力信号G
をサンプル時点tm でサンプルすると、この値は台形状
の波形の平均値になる。また、時点t2 とt3 との間の
電流が0の期間でも前述のように負荷電流Fは0ではな
く時点t1 とt2 との間の期間とは逆に右下がりの台形
状の波形であり、その平均値は時点t1 とt2 との間の
期間の平均値と同じである。したがって、サンプル・ホ
ールド回路83でホールドされた値を次のサンプル信号
まで継続して得られるサンプル・ホールド回路83の出
力信号Iの直流成分は負荷電流Fのそれに一致すること
になり、変圧器5の一次電流が0になる期間に応じて生
ずる誤差がなくなり、精度の高い負荷電流に比例する信
号を得ることができる。
FIG. 2 is a waveform diagram showing the voltage and current waveforms of the respective portions of FIG. 1, and the same voltage and current as those in FIGS. 4 and 6 are designated by common reference numerals. H is the output signal of the pulse generator 82, and I is the output signal of the sample and hold circuit 83. The input signals of the pulse generator 82 are ON command signals A and B.
And the input signal is used to generate the output signal H. Time t m at which the first pulse of the output signal H is emitted
Is the rising time t 1 and the falling time t of the ON signal A.
It is set exactly in the middle of 2 . That is, t m = (t 1
+ T 2 ) / 2 holds. Output signal G of absolute value circuit 81
Is sampled at the sampling time t m , this value becomes the average value of the trapezoidal waveform. In addition, as described above, the load current F is not 0 even during the period in which the current between the time points t 2 and t 3 is 0, and the trapezoidal shape of a downward-sloping trapezoid, which is contrary to the period between the time points t 1 and t 2 , is obtained. It is a waveform and its average value is the same as the average value of the period between time points t 1 and t 2 . Therefore, the DC component of the output signal I of the sample and hold circuit 83, which is obtained by continuing the value held by the sample and hold circuit 83 until the next sample signal, coincides with that of the load current F, and the transformer 5 The error that occurs according to the period when the primary current becomes zero is eliminated, and a highly accurate signal proportional to the load current can be obtained.

【0017】時点tm にパルスを生成するためのパルス
発生回路81の入力信号として一方のオン指令信号だけ
を使用することも可能である。インバータ4の出力の周
波数は前述のように数kHzと高いので、1周期の間では
負荷電流の直流成分の変化は僅かであり、サンプル信号
の周期を倍にしてホールド期間を倍にしたとしても得ら
れる信号の負荷電流の直流成分に対する誤差は無視でき
る程度である。いずれにしても、パルス発生回路81の
入力信号と回路方式には種々のものが考えられるが、こ
れらはいずれも従来の電子回路技術によって容易に製作
することができるものであり、この発明の目的に反しな
い範囲でどのような回路方式を採用しても差し支えな
い。
It is also possible to use only one ON command signal as the input signal of the pulse generating circuit 81 for generating the pulse at the time point t m . Since the frequency of the output of the inverter 4 is as high as several kHz as described above, the change in the DC component of the load current is slight during one cycle, and even if the cycle of the sample signal is doubled and the hold period is doubled. The error of the obtained signal with respect to the DC component of the load current is negligible. In any case, various kinds of input signals and circuit systems of the pulse generating circuit 81 are conceivable, but all of them can be easily manufactured by the conventional electronic circuit technology. It does not matter which circuit method is adopted as long as it does not violate.

【0018】[0018]

【発明の効果】この発明は前述のように、入力信号の絶
対値をとる絶対値回路、オン指令信号の中間の時点にパ
ルス信号を出力するパルス発生器、及びこのパルス発生
器が出力するパルス信号をサンプル信号として絶対値回
路の出力信号をサンプルし次のサンプル信号までホール
ドするサンプル・ホールド回路を制御装置に備え、この
サンプル・ホールド回路の出力信号を負荷電流に比例す
る信号とすると、ノコギリ状の負荷電流の立ち上がり部
の丁度中間の値に相当する値をサンプルすることにな
り、この値は負荷電流の平均値すなわち直流成分に比例
する信号になることから、オン指令信号の0の期間に影
響される誤差が生じなくなり、負荷電流に高精度に比例
する制御信号を得ることができる。その結果、負荷電流
を高精度に制御することのできる直流電源装置になると
いう効果が得られる。
As described above, the present invention has an absolute value circuit that takes an absolute value of an input signal, a pulse generator that outputs a pulse signal at an intermediate point of an ON command signal, and a pulse that this pulse generator outputs. If the controller is equipped with a sample and hold circuit that samples the output signal of the absolute value circuit using the signal as a sample signal and holds it until the next sample signal, and if the output signal of this sample and hold circuit is a signal that is proportional to the load current, A value corresponding to an intermediate value of the rising portion of the load current is sampled. Since this value is a signal proportional to the average value of the load current, that is, the DC component, the period of 0 of the ON command signal. It is possible to obtain a control signal which is proportional to the load current with high accuracy. As a result, it is possible to obtain an effect that the DC power supply device can control the load current with high accuracy.

【0019】また、サンプル信号を生成するパルス発生
器の入力信号をオン指令信号にすると、このオン指令信
号の立ち上がり時点と立ち下がり時点との丁度中間の時
点にサンプル信号を発する回路を容易に製作することが
できる。また、2つのオン指令信号の全てを使用するの
でなく1つだけを入力信号としても実質的に問題のない
負荷電流に対応する信号を得ることができる。
Further, when the input signal of the pulse generator for generating the sample signal is an ON command signal, a circuit which issues the sample signal at an intermediate time point between the rising time point and the falling time point of the ON command signal can be easily manufactured. can do. Further, it is possible to obtain a signal corresponding to the load current having substantially no problem even when only one of the two ON command signals is used instead of using all of them.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の実施例を示す直流電源装置の部分回
路図
FIG. 1 is a partial circuit diagram of a DC power supply device showing an embodiment of the present invention.

【図2】図1の各部の電圧、電流波形を示す波形図FIG. 2 is a waveform diagram showing voltage and current waveforms at various parts in FIG.

【図3】直流電源装置を示す回路図FIG. 3 is a circuit diagram showing a DC power supply device.

【図4】図3の各部の電圧、電流の波形を示す波形図FIG. 4 is a waveform diagram showing the waveforms of the voltage and current of each part in FIG.

【図5】従来の直流電源装置の部分回路図FIG. 5 is a partial circuit diagram of a conventional DC power supply device.

【図6】図5の各部の電圧、電流の波形を示す波形図FIG. 6 is a waveform diagram showing voltage and current waveforms of various parts in FIG.

【符号の説明】[Explanation of symbols]

4 インバータ 41 パワートランジスタ 42 パワートランジスタ 43 パワートランジスタ 44 パワートランジスタ 5 変圧器 6 整流器 7 負荷 8 制御装置 81 絶対値回路 82 パルス発生器 83 サンプル・ホールド回路 9 電流測定器 4 inverter 41 Power Transistor 42 Power transistor 43 Power transistor 44 power transistor 5 transformer 6 rectifier 7 load 8 control device 81 Absolute value circuit 82 pulse generator 83 Sample and hold circuit 9 Current measuring device

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】商用周波交流電源から直流を得る整流器、
この整流器の出力が入力されて所定の周波数の方形波交
流を出力するインバータ、このインバータの出力を制御
する制御装置、前記インバータの出力電圧を変換する変
圧器、及びこの変圧器の二次出力を整流する整流器から
なり、前記制御装置が前記インバータの出力電流を測定
する電流測定器の出力信号が入力されて前記方形波の波
形幅を制御することによって前記整流器の出力電流を制
御する直流電源装置において、前記制御装置が、その入
力信号である前記電流測定器の出力信号を全波整流して
絶対値信号を得る絶対値回路、前記インバータのオン指
令信号の立ち上がり時点と立ち下がり時点の中間の時点
にパルス信号を出力するパルス発生器、及びこのパルス
発生器が出力するパルス信号をサンプル信号として前記
絶対値回路の出力信号をサンプルしホールドするサンプ
ル・ホールド回路とを備え、このサンプル・ホールド回
路の出力信号を負荷電流に比例する信号とすることを特
徴とする直流電源装置。
1. A rectifier for obtaining direct current from a commercial frequency alternating current power supply,
An inverter that receives the output of the rectifier and outputs a square wave alternating current of a predetermined frequency, a control device that controls the output of the inverter, a transformer that converts the output voltage of the inverter, and a secondary output of the transformer. A DC power supply device comprising a rectifier for rectifying, wherein the control device receives an output signal of a current measuring device for measuring an output current of the inverter and controls a waveform width of the square wave to control an output current of the rectifier. In the above, the control device is an absolute value circuit that obtains an absolute value signal by full-wave rectifying the output signal of the current measuring device, which is the input signal, between the rising time point and the falling time point of the ON command signal of the inverter. A pulse generator that outputs a pulse signal at a time point, and an output of the absolute value circuit using the pulse signal output by the pulse generator as a sample signal Sample and a sample-and-hold circuit for holding the DC power supply apparatus characterized by a signal proportional to the output signal of the sample-and-hold circuit to the load current issue.
【請求項2】パルス発生器が、インバータの少なくとも
1つのオン指令信号を入力信号とすることを特徴とする
請求項1記載の直流電源装置。
2. The DC power supply device according to claim 1, wherein the pulse generator receives at least one ON command signal of the inverter as an input signal.
JP3184945A 1991-07-25 1991-07-25 DC power supply Expired - Lifetime JP3063251B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3184945A JP3063251B2 (en) 1991-07-25 1991-07-25 DC power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3184945A JP3063251B2 (en) 1991-07-25 1991-07-25 DC power supply

Publications (2)

Publication Number Publication Date
JPH0538158A true JPH0538158A (en) 1993-02-12
JP3063251B2 JP3063251B2 (en) 2000-07-12

Family

ID=16162103

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3184945A Expired - Lifetime JP3063251B2 (en) 1991-07-25 1991-07-25 DC power supply

Country Status (1)

Country Link
JP (1) JP3063251B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010059511A (en) * 2008-09-05 2010-03-18 Chuo Seisakusho Ltd Direct-current power source apparatus
JP2014030355A (en) * 2013-10-28 2014-02-13 Chuo Seisakusho Ltd Dc power-supply device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010059511A (en) * 2008-09-05 2010-03-18 Chuo Seisakusho Ltd Direct-current power source apparatus
JP2014030355A (en) * 2013-10-28 2014-02-13 Chuo Seisakusho Ltd Dc power-supply device

Also Published As

Publication number Publication date
JP3063251B2 (en) 2000-07-12

Similar Documents

Publication Publication Date Title
EP0490670B1 (en) Induction motor control apparatus
US5691628A (en) Regulation of current or voltage with PWM controller
US6094366A (en) Current-to-voltage converter and associate closed-loop control circuit
JP2003033030A (en) Power supply system
JPH0789743B2 (en) Rectifier power supply circuit
EP2115863A1 (en) Load current detection in electrical power converters
JP2661933B2 (en) Circuit for measuring the DC component of the current flowing through the primary winding of the output transformer of the inverter
US5982648A (en) Three-phase ac-dc converter
JPH0465519B2 (en)
JP3063251B2 (en) DC power supply
GB2152771A (en) Power supply circuit
JP2515650B2 (en) Power factor correction circuit and switching power supply circuit using the power factor correction circuit
JP4576933B2 (en) Switching power supply
US4621222A (en) Method for improving the dynamic converter drive for a direct current elevator motor
JP2003111429A (en) Power converter
JPH0665993B2 (en) Tube current detection circuit for X-ray equipment
JP2745728B2 (en) Inverter control method
JPS6225695Y2 (en)
KR0182195B1 (en) Inverter output voltage measuring method
JPH01197998A (en) Inverter type x-ray device
JP2774886B2 (en) Switching regulator
JPH0348744B2 (en)
SU1677701A1 (en) Constant voltage regulator
JPH03261394A (en) Apparatus and method for control of motor
JPS62287098A (en) Method and apparatus for controlling treating current for anodic oxidation of aluminum or aluminum alloy

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090512

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090512

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100512

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110512

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110512

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120512

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120512

Year of fee payment: 12