JPH05300746A - Output voltage waveform distortion compensator for pwm inverter - Google Patents

Output voltage waveform distortion compensator for pwm inverter

Info

Publication number
JPH05300746A
JPH05300746A JP4095027A JP9502792A JPH05300746A JP H05300746 A JPH05300746 A JP H05300746A JP 4095027 A JP4095027 A JP 4095027A JP 9502792 A JP9502792 A JP 9502792A JP H05300746 A JPH05300746 A JP H05300746A
Authority
JP
Japan
Prior art keywords
load
waveform
distortion
inverter
sine wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4095027A
Other languages
Japanese (ja)
Inventor
Hidetaka Nara
秀隆 奈良
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP4095027A priority Critical patent/JPH05300746A/en
Publication of JPH05300746A publication Critical patent/JPH05300746A/en
Pending legal-status Critical Current

Links

Landscapes

  • Inverter Devices (AREA)

Abstract

PURPOSE:To surely compensate the distortion of output voltage regardless of load condition by judging whether the load of an inverter is a linear load, a capacitor input type load, or a hybrid of both loads from the current width of a load current and a peak value ratio, and selecting distortion compensating waveform, according to the judgment, so as to control it. CONSTITUTION:A load condition judging circuit 20 judges whether the load 4 is a linear load or a hybrid load where the capacitor input type load becomes both load conditions from the current width detection signal IW from a current width detector 16 and the peak value detection signal Ip/Irms from a peak value comparator and detector 19, and controls the amplitude of the output waveform of a distortion compensative wave generating circuit 21 from this comparison result. The distortion compensative wave generating circuit 21 has distortion compensators 21a, 21b, and 21c which generate distortion compensative waves geared to load condition, and outputs the output, changing over it with changeover switch 21SW, and adds it to the sine wave signals from the sine wave signal generator 51, and the adder 14 outputs it as the output voltage compensating signal of an inverter.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、PWMインバータにお
ける出力電圧波形歪補償装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an output voltage waveform distortion compensator for a PWM inverter.

【0002】[0002]

【従来の技術】無停電電源装置等に応用されるPWMイ
ンバータは、正弦波と搬送波(三角波)の比較等によっ
てパルス幅変調波を得、この変調波によってインバータ
主回路のスイッチ素子をオン・オフ制御することで出力
電圧に正弦波近似の出力電圧を得るものが多い。
2. Description of the Related Art A PWM inverter applied to an uninterruptible power supply or the like obtains a pulse width modulation wave by comparing a sine wave and a carrier wave (triangular wave), and the modulation wave turns on / off a switching element of an inverter main circuit. In many cases, by controlling the output voltage, an output voltage similar to a sine wave is obtained.

【0003】図3は三角波比較方式のPWMインバータ
を示す。インバータ主回路1はトランジスタをスイッチ
素子とし、直流電源2から単相のPWM波形の出力を
得、LCフィルタ3によって高調波除去して負荷4に正
弦波近似の交流電力を供給する。
FIG. 3 shows a triangular wave comparison type PWM inverter. The inverter main circuit 1 uses a transistor as a switching element, obtains a single-phase PWM waveform output from the DC power supply 2, removes harmonics by the LC filter 3, and supplies the load 4 with AC power approximate to a sine wave.

【0004】PWM制御回路5は、電圧と周波数が制御
された正弦波発生器51と、搬送波を発生する三角波発
生器52と、両発生器の出力波形のレベル比較をする比
較器53とを備え、比較器53の出力にPWM波形を得て
インバータ主回路1のゲート信号にする。
The PWM control circuit 5 includes a sine wave generator 5 1 whose voltage and frequency are controlled, a triangular wave generator 5 2 which generates a carrier wave, and a comparator 5 3 which compares the levels of the output waveforms of both generators. And a PWM waveform is obtained from the output of the comparator 5 3 and used as the gate signal of the inverter main circuit 1.

【0005】図4はPWMインバータの波形図を示す。
(a)に示す正弦波と三角波のレベル比較によってトラ
ンジスタTr1〜Tr4を夫々(c),(d)に示す変調波
でオン・オフ制御し、(b)に示すインバータ出力電圧
波形を得る。この出力電圧波形はLCフィルタ3によっ
て搬送波成分が除去されて正弦波近似の出力電圧に整形
される。
FIG. 4 shows a waveform diagram of the PWM inverter.
By comparing the levels of the sine wave and the triangular wave shown in (a), the transistors T r1 to T r4 are on / off controlled by the modulated waves shown in (c) and (d), respectively, to obtain the inverter output voltage waveform shown in (b). .. The output voltage waveform is shaped into an output voltage approximate to a sine wave by removing the carrier component from the LC filter 3.

【0006】[0006]

【発明が解決しようとする課題】従来のPWMインバー
タにおいて、負荷4にはコンデンサインプット形整流器
などの非線形負荷が接続される場合、また抵抗器や誘導
機のリアクトル負荷が接続される場合、さらには複数の
負荷が並列接続されてその負荷運転状態によって非線形
負荷状態から線形負荷状態にまで負荷条件が変る場合が
ある。
In the conventional PWM inverter, when a non-linear load such as a capacitor input type rectifier is connected to the load 4, a resistor or a reactor load of an induction machine is connected, and further, There are cases where a plurality of loads are connected in parallel and the load condition changes from a non-linear load state to a linear load state depending on the load operating state.

【0007】このような負荷条件のうち、非線形負荷に
はインバータの出力電圧波形がそのピーク部分で台形状
に抑圧された歪波形になり、この電圧歪みが他の負荷に
悪影響を及ぼすことがある。
Among such load conditions, the output voltage waveform of the inverter becomes a distorted waveform which is trapezoidally suppressed at the peak portion of the nonlinear load, and this voltage distortion may adversely affect other loads. ..

【0008】この問題を解消するものとして、非線形負
荷にはPWMインバータの制御回路5において正弦波発
生器の正弦波をピーク部分を補償分だけ突出させた変形
正弦波信号とすることで出力電圧の歪みを補償するもの
を本願出願人は既に提案している(特開平3−2939
70号公報)。
In order to solve this problem, the control voltage 5 of the PWM inverter is changed to a modified sine wave signal in which the peak portion is protruded by the compensation amount in the control circuit 5 of the PWM inverter for the non-linear load. The applicant of the present application has already proposed a method of compensating for distortion (Japanese Patent Laid-Open No. 3-2939).
No. 70).

【0009】上述の補償方式では負荷が非線形負荷でし
かも負荷電流が一定のものであるときは効果的である
が、負荷条件の変化、例えば非線形負荷から線形負荷に
なったときには電圧波形補償分が逆に歪発生要因となっ
てしまう。
The above-mentioned compensation method is effective when the load is a non-linear load and the load current is constant. On the contrary, it causes distortion.

【0010】本発明の目的は負荷条件の変化に拘らず出
力電圧歪みを確実に補償する補償装置を提供することに
ある。
It is an object of the present invention to provide a compensator that surely compensates for output voltage distortion regardless of changes in load conditions.

【0011】[0011]

【課題を解決するための手段】本発明は、前記課題の解
決を図るため、正弦波信号に従ってPWM波形を得てイ
ンバータ主回路の出力にPWM電圧出力を得るPWMイ
ンバータにおいて、前記インバータの出力電流の通流幅
とピーク値比からインバータの負荷を線形負荷とコンデ
ンサインプット形負荷及び両負荷の混成形負荷と判別す
る負荷形判別回路と、前記判別回路による判別が線形負
荷のときに零電圧の歪補償波形を発生し、コンデンサイ
ンプット形負荷及び混成形負荷の判別には前記正弦波信
号のピーク部分を中心にしかつ振幅を前記ピーク値比に
よって制御したスパイク状歪補償波形を発生する歪補償
波形発生回路と、前記歪補償波形発生回路からの歪補償
波形を前記正弦波信号に加算してPWM波形を得るため
の正弦波信号にする加算器と、を備えたことを特徴とす
る。
In order to solve the above problems, the present invention provides a PWM inverter that obtains a PWM waveform according to a sine wave signal and obtains a PWM voltage output at the output of an inverter main circuit. Load type discriminating circuit that discriminates the load of the inverter as a linear load, a capacitor input type load, and a mixed molding load of both loads based on the flow width and peak value ratio of the inverter; A distortion compensating waveform that generates a distortion compensating waveform and generates a spike-shaped distortion compensating waveform in which the peak portion of the sine wave signal is centered and the amplitude is controlled by the peak value ratio is used to distinguish between a capacitor input type load and a mixed molding load. A sine wave signal for obtaining a PWM waveform by adding the generation circuit and the distortion compensation waveform from the distortion compensation waveform generation circuit to the sine wave signal. Characterized by comprising an adder, a.

【0012】[0012]

【作用】負荷電流の通流幅とピーク値比からインバータ
の負荷形を判別し、線形負荷形では無補償として補償に
よる波形歪み発生を無くし、コンデンサインプット形負
荷又は混成形負荷には正弦波のピーク部分で発生するス
パイク状の歪補償波分だけ正弦波信号に加算することで
コンデンサインプット形負荷により発生する歪を補償す
る。このときの歪補償波形はピーク値比に応じ振幅制御
し、負荷の軽重に応じた補償を得る。
[Function] The inverter load type is determined from the flow width of the load current and the peak value ratio, and the linear load type is uncompensated to eliminate waveform distortion due to compensation, and a sine wave is applied to the capacitor input type load or the mixed molding load. The distortion generated by the capacitor input type load is compensated by adding the spike-shaped distortion compensation wave component generated at the peak portion to the sine wave signal. The amplitude of the distortion compensation waveform at this time is controlled according to the peak value ratio to obtain compensation according to the weight of the load.

【0013】[0013]

【実施例】図1は本発明の一実施例を示すPWM制御回
路図である。インバータ主回路1からLCフィルタ3を
介して負荷4に正弦波の電圧で電力供給するにおいて、
インバータの出力電圧Voutは変成器11で検出され、
電圧指令Vsetとの突合せによって電圧制御増幅器12
による電圧制御演算(PI演算)がなされる。
FIG. 1 is a PWM control circuit diagram showing an embodiment of the present invention. In supplying power from the inverter main circuit 1 to the load 4 via the LC filter 3 with a sinusoidal voltage,
The output voltage V out of the inverter is detected by the transformer 11,
The voltage control amplifier 12 is matched with the voltage command V set.
Voltage control calculation (PI calculation) is performed.

【0014】この電圧制御信号Vaは掛算器13の他方
の入力になる正弦波信号Vbの振幅を調整し、掛算器1
3の出力と三角波発生器52の出力とから比較器53に変
調したPWMゲート信号を得る。
This voltage control signal V a adjusts the amplitude of the sine wave signal V b which is the other input of the multiplier 13, and the multiplier 1
A PWM gate signal modulated by the comparator 5 3 is obtained from the output of 3 and the output of the triangular wave generator 5 2 .

【0015】掛算器13への正弦波信号Vbは周波数制
御された正弦波発生器51の出力信号を加算器14を介
して取出され、この加算器14において負荷4の条件に
応じた歪補償信号Vcが正弦波信号に加算される。
The sine wave signal V b to the multiplier 13 is taken out from the output signal of the frequency-controlled sine wave generator 5 1 via an adder 14, and the adder 14 distorts the load signal according to the conditions of the load 4. The compensation signal V c is added to the sine wave signal.

【0016】歪補償信号Vcは、負荷電流の通流幅とピ
ーク値と実効値とを検出し、これら検出信号から負荷の
型に応じて生成される。以下歪補償信号Vcの生成回路
を詳細に説明する。
The distortion compensation signal V c is generated in accordance with the type of load by detecting the flow width, peak value and effective value of the load current. The circuit for generating the distortion compensation signal V c will be described in detail below.

【0017】変流器15はインバータ1から負荷4への
負荷電流波形を検出する。通流幅検出器16はこの負荷
電流波形からインバータ運転周波数の周期に対する通流
幅をゼロクセス検出等によって検出する。ピーク値検出
器17は負荷電流波形のピーク値を検出する。実効値検
出器18は負荷電流波形の実効値を検出する。ピーク値
比検出回路19はピーク値検出器17のピーク値と実効
値検出器18の実効値から負荷電流に実効値に対するピ
ーク値、即ちピーク値比を検出する。
The current transformer 15 detects a load current waveform from the inverter 1 to the load 4. The flow width detector 16 detects the flow width with respect to the cycle of the inverter operating frequency from this load current waveform by zero-xcess detection or the like. The peak value detector 17 detects the peak value of the load current waveform. The effective value detector 18 detects the effective value of the load current waveform. The peak value ratio detection circuit 19 detects the peak value of the load current, that is, the peak value ratio, from the peak value of the peak value detector 17 and the effective value of the effective value detector 18.

【0018】負荷条件判別回路20は通流幅検出器16
からの通流幅検出信号Iwとピーク値比検出器19から
のピーク値比信号Ip/Irmsから負荷4が線形負荷かコ
ンデンサインプット形負荷もしくは両負荷条件になる混
成負荷かを判別する。
The load condition discriminating circuit 20 comprises a flow width detector 16
It is determined whether the load 4 is a linear load, a capacitor input type load, or a mixed load satisfying both load conditions from the flow width detection signal I w from the peak value ratio signal I p / I rms from the peak value ratio detector 19. ..

【0019】この負荷条件は下記の条件式にしたがって
判別される。
This load condition is determined according to the following conditional expression.

【0020】(1)線形負荷条件 通流幅Iw≒TINV ピーク値比Ip/Irms≦21/2 但し、TINVはインバータ運転周波数の周期に相当する
もので、例えば50HZ運転ではその半周期10msに
設定されて負荷電流半周期間の通流幅IWと比較され
る。
[0020] (1) wide linear load conditions through flow I w ≒ T INV peak ratio I p / I rms ≦ 2 1/2 However, T INV is equivalent to the period of the inverter operating frequency, for example, 50H Z operation Then, the half cycle is set to 10 ms and compared with the flow width I W between the load current half cycles.

【0021】 (2)コンデンサインプット形負荷条件 通流幅IW≦TINV/3.3 ピーク値比Ip/Irms>21/2 (3)混成形負荷条件 通流幅IW>TINV/3.3 ピーク値比Ip/Irms>21/2 上述の判定条件による判定結果から負荷条件判別回路2
0は歪補償波形発生回路21の出力波形を選択及び振幅
制御する。歪補償波形発生回路21は負荷条件に応じた
歪補償波形を発生する歪補償波形発生器21a,21
b,21cと、その出力を切換えて歪補償信号Vcとし
て出力する切換スイッチ21swとを有し、負荷条件判
別回路20によって切換スイッチ21swが切換えられ
ると共にピーク値比に応じて歪補償波形発生器21a,
21b,21cは例えば歪補償波形をデータ列として持
つROM構成にされ、そのデータ列のD/A変換によっ
て振幅制御された歪補償波形を発生する。この発生は正
弦波発生器51の正弦波発生と同期制御され、正弦波の
ピーク位置を中心にして歪補償波形を発生し、ピーク値
比に応じて歪補償波形の増幅度を変える。
(2) Capacitor input type load condition Flow width I W ≦ T INV /3.3 Peak value ratio I p / I rms > 2 1/2 (3) Mixed molding load condition Flow width I W > T INV / 3.3 Peak value ratio I p / I rms > 2 1/2 From the judgment result according to the above judgment conditions, the load condition judgment circuit 2
0 selects the output waveform of the distortion compensation waveform generation circuit 21 and controls the amplitude. The distortion compensation waveform generation circuit 21 is a distortion compensation waveform generator 21a, 21 which generates a distortion compensation waveform according to a load condition.
b, 21c and, and a changeover switch 21sw to its output as a compensation signal V c is switched, the distortion compensation waveform generator in accordance with the peak value ratio with the change-over switch 21sw is switched by the load condition determining circuit 20 21a,
21b and 21c have a ROM configuration having, for example, a distortion compensation waveform as a data string, and generate a distortion compensation waveform whose amplitude is controlled by D / A conversion of the data string. This occurrence is a sine wave generator and synchronous control of the sine wave generator 5 1, the distortion compensation waveform occurs around the peak position of the sine wave, varying the amplification degree of the distortion compensation waveform in accordance with the peak value ratio.

【0022】図2は各歪補償波形を正弦波発生器51
正弦波及び負荷電流波形(破線)と共に示す。歪補償波
形発生器21aは線形負荷条件の場合の補償波形を発生
し、その出力は負荷電流に歪発生要因が無いことから零
にされる。歪補償波形発生器21bはコンデンサインプ
ット形負荷条件の場合の補償波形を発生し、その出力は
正弦波のピーク部分でスパイク状負荷電流が発生するた
め該部分で該負荷電流に相似する波形をピーク値比に応
じた振幅で発生する。歪補償波形発生器21cは混成負
荷条件の場合の補償波形を発生し、負荷電流が正弦波に
ピーク部分でスパイク電流が重畳した波形になり、その
スパイク電流部分を補償する波形をピーク値比に応じた
振幅で発生し、21bの場合よりも補償値が大きくされ
る。
FIG. 2 shows each distortion compensation waveform together with the sine wave of the sine wave generator 5 1 and the load current waveform (broken line). The distortion compensating waveform generator 21a generates a compensating waveform under the linear load condition, and its output is set to zero because the load current has no cause of distortion. The distortion compensating waveform generator 21b generates a compensating waveform in the case of a capacitor input type load condition, and the output thereof produces a spike-like load current at the peak portion of the sine wave, so that a waveform similar to the load current peaks at that portion. It occurs with an amplitude according to the value ratio. The distortion compensating waveform generator 21c generates a compensating waveform under the mixed load condition, and the load current becomes a waveform in which a spike current is superimposed on the peak portion of the sine wave, and the waveform for compensating the spike current portion is set to the peak value ratio. It occurs with a corresponding amplitude, and the compensation value is made larger than in the case of 21b.

【0023】歪補償波形発生回路21から出力される歪
補償波形は信号Vcとして加算器14の加算入力にさ
れ、正弦波発生器51からの正弦波信号に加算され、加
算器14からはインバータの出力電圧歪補償をした信号
bとして出力される。
The distortion-compensated waveform output from the distortion-compensated waveform generating circuit 21 is input to the adder 14 as a signal V c , added to the sine-wave signal from the sine-wave generator 5 1 , and then added from the adder 14. The output voltage of the inverter is output as a signal V b which has been subjected to distortion compensation.

【0024】従って、本実施例によれば、PWMインバ
ータの負荷電流の通流幅及びピーク値比から線形負荷と
コンデンサインプット形負荷及び混成形負荷を判別し、
この負荷形に応じて歪補償波形を選択及び振幅制御す
る。
Therefore, according to this embodiment, the linear load, the capacitor input type load, and the mixed molding load are discriminated from the flow width and peak value ratio of the load current of the PWM inverter.
A distortion compensation waveform is selected and its amplitude is controlled according to this load type.

【0025】これにより、インバータの負荷が線形負荷
では無補償になって歪補償による歪発生を無くし、また
コンデンサインプット形負荷又は混成負荷での歪補償を
得ることができ、負荷の種類に軽量に応じた歪補償によ
ってインバータ出力電圧の歪みを小さくすることができ
る。
As a result, the load of the inverter becomes uncompensated when the load is linear, so that distortion is not generated due to distortion compensation, and distortion compensation can be obtained at a capacitor input type load or a mixed load, and the type of load can be reduced. The distortion of the inverter output voltage can be reduced by the corresponding distortion compensation.

【0026】なお、実施例において、歪補償波形発生回
路はスパイク状波形の発生期間を通流幅検出信号に応じ
て制御する構成として歪補償を一層確実にすることがで
きる。例えば、コンデンサインプット形負荷には通流幅
検出信号のタイミングを歪補償波形発生器21bの出力
期間制御信号とする。また、混成形負荷には実効値検出
信号を通流幅検出基準とすることでそのときのスパイク
状波形期間を検出し、このタイミングで歪補償波形発生
器21cの出力期間制御信号とする。
In the embodiment, the distortion compensation waveform generation circuit is configured to control in accordance with the flow width detection signal during the spike-shaped waveform generation period, so that the distortion compensation can be further ensured. For example, for the capacitor input type load, the timing of the flow width detection signal is used as the output period control signal of the distortion compensation waveform generator 21b. Further, the spike-shaped waveform period at that time is detected by using the effective value detection signal as the flow width detection reference for the mixed molding load, and at this timing, it is used as the output period control signal of the distortion compensation waveform generator 21c.

【0027】また、実施例では三角波比較方式のPWM
インバータの場合を示すが、正弦波信号に従ってPWM
波形を得る他の方式のPWMインバータに適用して同等
の作用効果を得ることができる。
Further, in the embodiment, the PWM of the triangular wave comparison system is used.
The case of an inverter is shown, but PWM is performed according to a sine wave signal.
The same operation and effect can be obtained by applying it to a PWM inverter of another method for obtaining a waveform.

【0028】[0028]

【発明の効果】以上のとおり、本発明によれば、PWM
インバータの負荷電流の通流幅とピーク値比から負荷形
を判別し、この判別に応じて歪補償波形を選択及び制御
する構成としたため、負荷の種類,軽重に拘らず出力電
圧の波形歪を小さくすることができ、負荷が切換えられ
るインバータや運転と停止が繰返される負荷など各種の
負荷条件に応じて適切な歪補償を得て出力電圧波形歪み
を小さくすることができる。
As described above, according to the present invention, the PWM
Since the load type is discriminated from the flow width of the load current of the inverter and the peak value ratio, and the distortion compensation waveform is selected and controlled according to this discrimination, the waveform distortion of the output voltage can be detected regardless of the load type and light weight. The output voltage waveform distortion can be reduced by obtaining appropriate distortion compensation in accordance with various load conditions such as an inverter that can switch the load and a load that is repeatedly operated and stopped.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示す回路図。FIG. 1 is a circuit diagram showing an embodiment of the present invention.

【図2】実施例における歪補償波形図。FIG. 2 is a distortion compensation waveform diagram in the example.

【図3】PWMインバータの構成図。FIG. 3 is a configuration diagram of a PWM inverter.

【図4】PWMインバータの波形図。FIG. 4 is a waveform diagram of a PWM inverter.

【符号の説明】[Explanation of symbols]

1…インバータ主回路 3…フィルタ 4…負荷 51…正弦波発生器 52…三角波発生器 13…掛算器 16…通流幅検出器 17…ピーク値検出器 18…実効値検出器 19…ピーク値比検出器 20…負荷条件判別回路 21…歪補償波形発生回路1 ... Inverter main circuit 3 ... Filter 4 ... Load 5 1 ... Sine wave generator 5 2 ... Triangle wave generator 13 ... Multiplier 16 ... Current width detector 17 ... Peak value detector 18 ... Effective value detector 19 ... Peak Value ratio detector 20 ... Load condition determination circuit 21 ... Distortion compensation waveform generation circuit

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 正弦波信号に従ってPWM波形を得てイ
ンバータ主回路の出力にPWM電圧出力を得るPWMイ
ンバータにおいて、 前記インバータの出力電流の通流幅とピーク値比からイ
ンバータの負荷を線形負荷とコンデンサインプット形負
荷及び両負荷の混成形負荷と判別する負荷形判別回路
と、 前記判別回路による判別が線形負荷のときに零電圧の歪
補償波形を発生し、コンデンサインプット形負荷及び混
成形負荷の判別には前記正弦波信号のピーク部分を中心
にしかつ振幅を前記ピーク値比によって制御したスパイ
ク状歪補償波形を発生する歪補償波形発生回路と、 前記歪補償波形発生回路からの歪補償波形を前記正弦波
信号に加算してPWM波形を得るための正弦波信号にす
る加算器と、 を備えたことを特徴とするPWMインバータの出力電圧
波形歪補償装置。
1. A PWM inverter that obtains a PWM waveform according to a sine wave signal to obtain a PWM voltage output at an output of an inverter main circuit, wherein a load of the inverter is a linear load based on a flow width and a peak value ratio of an output current of the inverter. A load type discrimination circuit that discriminates between a capacitor input type load and a mixed molding load of both loads, and generates a zero voltage distortion compensation waveform when the discrimination circuit discriminates a linear load, and Distortion compensation waveform generation circuit for generating a spike-shaped distortion compensation waveform centered on the peak portion of the sine wave signal and controlling the amplitude by the peak value ratio, and the distortion compensation waveform from the distortion compensation waveform generation circuit. A PWM inverter having a sine wave signal for adding to the sine wave signal to obtain a PWM waveform. Data of the output voltage waveform distortion compensation apparatus.
JP4095027A 1992-04-15 1992-04-15 Output voltage waveform distortion compensator for pwm inverter Pending JPH05300746A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4095027A JPH05300746A (en) 1992-04-15 1992-04-15 Output voltage waveform distortion compensator for pwm inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4095027A JPH05300746A (en) 1992-04-15 1992-04-15 Output voltage waveform distortion compensator for pwm inverter

Publications (1)

Publication Number Publication Date
JPH05300746A true JPH05300746A (en) 1993-11-12

Family

ID=14126620

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4095027A Pending JPH05300746A (en) 1992-04-15 1992-04-15 Output voltage waveform distortion compensator for pwm inverter

Country Status (1)

Country Link
JP (1) JPH05300746A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010068552A (en) * 2008-09-08 2010-03-25 Mitsubishi Electric Corp Ac-dc converter, control method for the ac-dc converter, heat pump water heater, and air conditioner
JP2011250694A (en) * 2011-09-02 2011-12-08 Mitsubishi Electric Corp Ac-dc converter and control method thereof and heat pump hot water supply apparatus and air conditioner

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010068552A (en) * 2008-09-08 2010-03-25 Mitsubishi Electric Corp Ac-dc converter, control method for the ac-dc converter, heat pump water heater, and air conditioner
JP2011250694A (en) * 2011-09-02 2011-12-08 Mitsubishi Electric Corp Ac-dc converter and control method thereof and heat pump hot water supply apparatus and air conditioner

Similar Documents

Publication Publication Date Title
EP0358225B1 (en) Power converting apparatus including beat suppressor
JPH0898536A (en) Pwm converter
US7450407B2 (en) Control method of AC/DC power converter for input current harmonic suppression
KR920010235B1 (en) Pulse width modulation transformer
JPH05300746A (en) Output voltage waveform distortion compensator for pwm inverter
JPH07131984A (en) Dc power supply equipment
JPH07123722A (en) Pwm converter
EP0293844B1 (en) A control apparatus for pwm-controlled, variable voltage/variable frequency inverters
US6018224A (en) Anti-clipping circuit for induction motor drive system
JP4002096B2 (en) Neutral point clamp type power converter
JPH10337032A (en) Rectifier circuit for general purpose inverter
JP3227009B2 (en) AC electric vehicle control device
KR100310364B1 (en) Inverter and controlling method thereof
KR950003874B1 (en) Compensating circuit for dead time of a inverter
JPH05176553A (en) Inverter control method of non-interruption power supply apparatus and non-interruption power supply apparatus
JP3261998B2 (en) Inverter control device
JPH11225477A (en) Sine wave converter with filtering function
JPH10164846A (en) Control device for power conversion apparatus
JP3590175B2 (en) PWM converter
JP3051806B2 (en) Grid-connected inverter controller
JP3567700B2 (en) Waveform improvement control method in power converter
Lo et al. A new on-line dead time assignment technique for single-phase PWM inverters
KR100214690B1 (en) A pulse wide modulation inverter and control method
JPH05284751A (en) Controller for 3-pulse pwm inverter
JPH09163754A (en) Controller of series multiplex inverter