JPH0528864B2 - - Google Patents

Info

Publication number
JPH0528864B2
JPH0528864B2 JP62151827A JP15182787A JPH0528864B2 JP H0528864 B2 JPH0528864 B2 JP H0528864B2 JP 62151827 A JP62151827 A JP 62151827A JP 15182787 A JP15182787 A JP 15182787A JP H0528864 B2 JPH0528864 B2 JP H0528864B2
Authority
JP
Japan
Prior art keywords
clock
time
processors
processor
control block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62151827A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63314670A (ja
Inventor
Shoichiro Nakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62151827A priority Critical patent/JPS63314670A/ja
Publication of JPS63314670A publication Critical patent/JPS63314670A/ja
Publication of JPH0528864B2 publication Critical patent/JPH0528864B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP62151827A 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式 Granted JPS63314670A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62151827A JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62151827A JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Publications (2)

Publication Number Publication Date
JPS63314670A JPS63314670A (ja) 1988-12-22
JPH0528864B2 true JPH0528864B2 (enrdf_load_html_response) 1993-04-27

Family

ID=15527179

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62151827A Granted JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Country Status (1)

Country Link
JP (1) JPS63314670A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS63314670A (ja) 1988-12-22

Similar Documents

Publication Publication Date Title
Arvind Probabilistic clock synchronization in distributed systems
US4746920A (en) Method and apparatus for clock management
US7716375B2 (en) Method for synchronization in networks
US5041966A (en) Partially distributed method for clock synchronization
US6351821B1 (en) System and method for synchronizing time across a computer cluster
US5627766A (en) Performance and status monitoring in a computer network
JPH02288526A (ja) アドレス独立ネツトワークにおけるクロツク同期方法及びシステム
CN110492967A (zh) 一种时间同步方法、中继设备及装置
Eischer et al. Low-latency geo-replicated state machines with guaranteed writes
WO2004025890A1 (en) Method for dynamically switching fault tolerance schemes
JPH0528864B2 (enrdf_load_html_response)
JPH0528863B2 (enrdf_load_html_response)
Törngren A perspective to the design of distributed real-time control applications based on CAN
JPH0528865B2 (enrdf_load_html_response)
JPH0528867B2 (enrdf_load_html_response)
Daliot et al. Self-stabilizing byzantine agreement
JPH07117940B2 (ja) マルチプロセッサシステムにおけるクロック同期方法
JPH01270119A (ja) マルチプロセッサシステムにおけるクロック同期方式
JPH0528866B2 (enrdf_load_html_response)
CN112583513B (zh) 云平台时钟授时方法及系统
EP0223031A2 (en) Clock synchronisation in a distributed processing system
JP2021131850A (ja) ゴシッププロトコルを介したｄａｇ／ハッシュグラフコンセンサスを通じた情報交換のためのコンピュータ実行方法
Rao et al. Gossip-based asynchronous and robust aggregation protocol—A pessimistic approach
JPH07117939B2 (ja) マルチプロセッサシステムにおけるクロック同期方法
CN120263625B (zh) 数据库集群的异常处理方法、设备及存储介质