JPH05233278A - Method for branching processing to plural processing routines - Google Patents
Method for branching processing to plural processing routinesInfo
- Publication number
- JPH05233278A JPH05233278A JP31294191A JP31294191A JPH05233278A JP H05233278 A JPH05233278 A JP H05233278A JP 31294191 A JP31294191 A JP 31294191A JP 31294191 A JP31294191 A JP 31294191A JP H05233278 A JPH05233278 A JP H05233278A
- Authority
- JP
- Japan
- Prior art keywords
- processing
- branching
- state
- condition
- switches
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、コンピュータのプログ
ラミング技法に関し、特に処理スイッチの階層化による
プログラミング技法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a computer programming technique, and more particularly to a programming technique by layering processing switches.
【0002】[0002]
【従来の技術】従来、この種のプログラミング技法は、
処理スイッチの組み合わせを複数の条件文で行ってい
た。2. Description of the Related Art Conventionally, this kind of programming technique is
The combination of processing switches was performed by multiple conditional statements.
【0003】例えば、図4において、“処理X”に分岐
する場合を考える。従来の方式で、COBOL言語を用
いて処理スイッチを定義すると図3に示すようになる。
この処理スイッチを用いると、“処理X”に分岐するに
は、下記の〜の3条件が満たされた状態でなければ
ならない。For example, consider the case of branching to "process X" in FIG. When a processing switch is defined using the COBOL language in the conventional method, it becomes as shown in FIG.
When this processing switch is used, in order to branch to "processing X", the following three conditions must be satisfied.
【0004】SW−1=“1”(ONの状態) SW−2=“1”(ONの状態) SW−3=“0”(OFFの状態) この3条件を満たすためには、条件判断を3回行わなけ
ればならない。その処理の流れを図5のフローチャート
に示す。SW-1 = “1” (ON state) SW-2 = “1” (ON state) SW-3 = “0” (OFF state) To judge these three conditions, the condition judgment is made. Must be done 3 times. The flow of the process is shown in the flowchart of FIG.
【0005】[0005]
【発明が解決しようとする課題】上述した従来のプログ
ラミング技法は、処理スイッチの組み合わせを全て条件
文で設定しなければならないため、プログラムが複雑
で、ネストは必然的に深くなってしまう。また、条件を
変更する際には、ロジック全体の修正が必要となり、汎
用性に欠けるという欠点がある。In the above-mentioned conventional programming technique, since all combinations of processing switches must be set by conditional statements, the program is complicated and nesting is inevitably deep. In addition, when changing the conditions, it is necessary to modify the entire logic, which lacks versatility.
【0006】[0006]
【課題を解決するための手段】第1の発明は、複数処理
ルーチンへの分岐処理方法において、複数の処理スイッ
チを予め階層化して定義しておき、各前記処理スイッチ
の状態を一括してチェックし予め前記状態対応に定めら
れた処理ルーチンへ分岐することを特徴とする。According to a first aspect of the present invention, in a method of branching to a plurality of processing routines, a plurality of processing switches are hierarchically defined in advance, and the states of the processing switches are collectively checked. Then, the processing routine is branched to a processing routine which is predetermined for the state correspondence.
【0007】[0007]
【実施例】次に、本発明の実施例について図面を参照し
て説明する。Embodiments of the present invention will now be described with reference to the drawings.
【0008】図1はCOBOL言語による本発明のデー
タ部の処理スイッチ定義例を示す図である。この処理ス
イッチを用いて、図4の“処理X”へ分岐するパターン
2の場合を考える。FIG. 1 is a diagram showing an example of processing switch definition of the data part of the present invention in the COBOL language. Consider the case of pattern 2 in which the process switch is used to branch to "process X" in FIG.
【0009】“処理X”を行うための条件は、 SW−1=“1”(ONの状態) SW−2=“1”(ONの状態) SW−3=“0”(OFFの状態) となっている必要がある。The conditions for performing the "process X" are: SW-1 = "1" (ON state) SW-2 = "1" (ON state) SW-3 = "0" (OFF state) Must be
【0010】〜の状態というのは、SW−A=“1
10”という状態である。従って、図2のフローチャー
トに示すようにSW−A=“110”(ステップ1)と
いう条件1つを満たす場合に、“処理X”を行えばよい
ことになる。The states of ~ means that SW-A = "1".
10 ". Therefore, as shown in the flowchart of FIG. 2, when one condition of SW-A =" 110 "(step 1) is satisfied," process X "should be performed.
【0011】また、別の例として、図4の“処理Y”に
分岐する場合(パターン3)を考える。この場合も、
“処理X”の場合と同様に考えると、SW−A=“10
1”(同図ステップ2)という条件を満たす場合に、
“処理Y”を行えばよいことになる。As another example, consider the case of branching to "processing Y" in FIG. 4 (pattern 3). Again,
Considering the same as in the case of “processing X”, SW−A = “10
If the condition "1" (step 2 in the figure) is satisfied,
It suffices to perform "process Y".
【0012】[0012]
【発明の効果】以上説明したように、本発明は、処理ス
イッチをデータ部に予め階層化して定義しておくことに
より、条件判断を1回で済ますことができ、プログラム
が簡略で、保守も容易な汎用性のあるものとなる効果が
ある。As described above, according to the present invention, since the processing switches are hierarchically defined in the data part in advance, the condition judgment can be made only once, the program is simple, and the maintenance is also possible. It has the effect of being easy and versatile.
【図1】COBOL言語による本発明のデータ部の処理
スイッチ定義例を示す図である。FIG. 1 is a diagram showing an example of processing switch definition of a data part of the present invention in COBOL language.
【図2】本実施例における分岐処理フローチャートであ
る。FIG. 2 is a branching process flowchart in the present embodiment.
【図3】COBOL言語による従来のデータ部の処理ス
イッチ定義例を示す図である。FIG. 3 is a diagram showing an example of a conventional processing switch definition of a data section in COBOL language.
【図4】処理スイッチの状態と分岐先との関係を示す図
である。FIG. 4 is a diagram showing a relationship between a state of a processing switch and a branch destination.
【図5】従来方式の分岐処理フローチャートである。FIG. 5 is a flowchart of a conventional branching process.
ステップ1 SW−A=“110”判断ステップ ステップ2 SW−A=“101”判断ステップ Step 1 SW-A = "110" judgment step Step 2 SW-A = "101" judgment step
Claims (1)
いて、複数の処理スイッチを予め階層化して定義してお
き、各前記処理スイッチの状態を一括してチェックし予
め前記状態対応に定められた処理ルーチンへ分岐するこ
とを特徴とする複数処理ルーチンへの分岐処理方法。1. A method of branching to a plurality of processing routines, wherein a plurality of processing switches are hierarchically defined in advance, and the states of the respective processing switches are collectively checked to perform processing predetermined in correspondence with the states. A method for branching to a multi-processing routine characterized by branching to a routine.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP31294191A JPH05233278A (en) | 1991-11-28 | 1991-11-28 | Method for branching processing to plural processing routines |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP31294191A JPH05233278A (en) | 1991-11-28 | 1991-11-28 | Method for branching processing to plural processing routines |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH05233278A true JPH05233278A (en) | 1993-09-10 |
Family
ID=18035322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP31294191A Withdrawn JPH05233278A (en) | 1991-11-28 | 1991-11-28 | Method for branching processing to plural processing routines |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH05233278A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008041000A (en) * | 2006-08-10 | 2008-02-21 | Nomura Research Institute Ltd | Program execution system |
-
1991
- 1991-11-28 JP JP31294191A patent/JPH05233278A/en not_active Withdrawn
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008041000A (en) * | 2006-08-10 | 2008-02-21 | Nomura Research Institute Ltd | Program execution system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2001147819A (en) | Optimizing device and recording medium | |
JPH05233278A (en) | Method for branching processing to plural processing routines | |
JP2938170B2 (en) | Functional design support device | |
JPH0210429A (en) | Program structure processing system | |
JPH01295342A (en) | Trace system | |
JPS63138427A (en) | Processing system for scheduling instruction to array | |
JP2554169B2 (en) | Relative Rank Analysis Method for Data Driven Processor | |
JP2585780B2 (en) | DO loop optimization processing method for input / output library | |
JPH01283637A (en) | Inference controller which can be defined by user | |
JPH03103975A (en) | Storage element allocating supporting device | |
JPH05265776A (en) | Method for visualizing parallel execution process | |
JPH0223434A (en) | Multi-task tracing system | |
CN117474082A (en) | Optimization method of deep learning model framework compiler and framework compiler | |
JP2773672B2 (en) | Input check method | |
JPS63311439A (en) | Call-return system | |
JPH01136240A (en) | Register allocation processing system in compiler | |
JPH0269826A (en) | System for controlling instruction with condition | |
JPH04105131A (en) | Dynamic scheduling system | |
JPH08221276A (en) | Compiler | |
JPH022425A (en) | Method for speeding up multidirectional branching operation | |
JPS61216085A (en) | Vector processing program producing system | |
JPS62135958A (en) | Simulation system | |
JPH09288570A (en) | System for making program pattern common | |
JPH02310740A (en) | Program debugging system | |
JPS62239236A (en) | Compiler for program |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A300 | Withdrawal of application because of no request for examination |
Free format text: JAPANESE INTERMEDIATE CODE: A300 Effective date: 19990204 |