JPH05143518A - System starting system - Google Patents

System starting system

Info

Publication number
JPH05143518A
JPH05143518A JP3301390A JP30139091A JPH05143518A JP H05143518 A JPH05143518 A JP H05143518A JP 3301390 A JP3301390 A JP 3301390A JP 30139091 A JP30139091 A JP 30139091A JP H05143518 A JPH05143518 A JP H05143518A
Authority
JP
Japan
Prior art keywords
information
storing
adapter
peripheral devices
starting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP3301390A
Other languages
Japanese (ja)
Inventor
Masanori Iijima
正則 飯島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Ibaraki Ltd
Original Assignee
NEC Ibaraki Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Ibaraki Ltd filed Critical NEC Ibaraki Ltd
Priority to JP3301390A priority Critical patent/JPH05143518A/en
Publication of JPH05143518A publication Critical patent/JPH05143518A/en
Withdrawn legal-status Critical Current

Links

Abstract

PURPOSE:To enable starting a system and to inform an operator of the start even when adapters or peripheral devices different from SG information of OS are present thereon. CONSTITUTION:This system starting system is provided with registers 11-14 storing device information in the peripheral devices 7-10 connected with a CPU, connector number storing parts 17-19 storing the numbers of connectors connected with device information and the peripheral devices in the adapters 2 and 3 which are built in CPU and controls the peripheral device, ID parts 15 and 16 storing packaged location, adapter control parts 20 and 21 reading-out device information, the connector number and packaged location and a memory 23 storing information read out by the adapter control parts and information executed SG by OS inside SVP I. When difference between physical connection information and SG information is present at the time of starting the system, the system informs a console of the difference.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は周辺装置システム立上げ
方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a peripheral device system startup method.

【0002】[0002]

【従来の技術】従来、CPUの立上げ時には、OSに登
録されているSG情報に従って、実装されているアダプ
タ,接続されている周辺装置の存在の有無をチェック
し、立上げを行っていた。
2. Description of the Related Art Conventionally, when a CPU is started up, the presence or absence of an installed adapter and a connected peripheral device is checked according to SG information registered in the OS to start up the CPU.

【0003】[0003]

【発明が解決しようとする課題】上述した従来のシステ
ム立上げ方式では、立上げ中にOSのSG情報と異なる
アダプタや周辺装置が存在する場合、システムが立上が
らない場合があり、またオペレータにすぐ伝える手段が
ないという問題点があった。
In the conventional system start-up method described above, if there is an adapter or peripheral device different from the SG information of the OS during start-up, the system may not start up, and the operator may not be started up. There was a problem that there was no way to tell it immediately.

【0004】[0004]

【課題を解決するための手段】本発明のシステム立上げ
方式は、CPUに接続される周辺装置内にデバイス情報
を格納したレジスタを設け、前記CPUに内蔵され周辺
装置を制御するアダプタ内に、前記デバイス情報と周辺
装置が接続されているコネクタ番号を格納するコネクタ
番号格納部と、実装ロケーションを格納するID部と、
前記デバイス情報,コネクタ番号および実装ロケーショ
ンを読み出すアダプタ制御部とを設け、またSVP内
に、前記アダプタ制御部が読み出した情報とOSにSG
されている情報を格納するメモリを設け、システム立上
げ時に前記物理的接続情報とSG情報に相違があった場
合にはコンソールに通報することを特徴とする。
According to the system startup method of the present invention, a register for storing device information is provided in a peripheral device connected to a CPU, and an adapter for controlling the peripheral device is provided in the CPU, A connector number storage section for storing the device information and a connector number to which the peripheral device is connected; an ID section for storing a mounting location;
An adapter control unit for reading the device information, the connector number, and the mounting location is provided, and the information read by the adapter control unit and the SG are stored in the OS in the SVP.
A memory for storing the stored information is provided, and when there is a difference between the physical connection information and the SG information when the system is started up, the console is notified.

【0005】[0005]

【実施例】次に本発明について図面を参照して説明す
る。
The present invention will be described below with reference to the drawings.

【0006】図1は本発明の一実施例を示すブロック図
である。CPU装置内に、サービスプロセッサ(以下S
VPと記す)1と、周辺装置を制御する2つのアダプタ
2および3と、OSが格納されているディスク4を制御
するアダプタ5とが存在し、SVP1と各アダプタ2,
3および5と間は診断バス6で接続されている。
FIG. 1 is a block diagram showing an embodiment of the present invention. A service processor (hereinafter referred to as S
1), two adapters 2 and 3 that control peripheral devices, and an adapter 5 that controls a disk 4 in which an OS is stored. SVP 1 and each adapter 2,
A diagnostic bus 6 is connected between 3 and 5.

【0007】アダプタ2の配下には、2つの周辺装置7
および8が存在し、またアダプタ3の配下には2つの周
辺装置9および10が存在する。ここに、周辺装置7と
8は同タイプ、周辺装置9と10は異なるタイプとす
る。
Under the adapter 2, two peripheral devices 7 are provided.
And 8 and there are two peripheral devices 9 and 10 under the adapter 3. Here, the peripheral devices 7 and 8 are the same type, and the peripheral devices 9 and 10 are different types.

【0008】周辺装置7,8,9,10内には、1ワー
ドのレジスタ11,12,13,14が存在し、各レジ
スタ11,12,13,14の上位ビット側はデバイス
タイプ、下位ビット側はデバイス番号を格納する。ま
た、アダプタ2,3内には実装されているケージのスロ
ットを示すID部15,16と、I/Oケーブルが接続
されるコネクタ番号格納部17,18,19と、アダプ
タ制御部20,21とが存在する。
In the peripheral devices 7, 8, 9 and 10, there are 1-word registers 11, 12, 13 and 14, and the upper bit side of each register 11, 12, 13, 14 is the device type and the lower bit. The side stores the device number. In addition, ID sections 15 and 16 indicating slots of cages mounted in the adapters 2 and 3, connector number storage sections 17, 18 and 19 to which I / O cables are connected, and adapter control sections 20 and 21. And exist.

【0009】またSVP1内には、制御部22とメモリ
23とが存在し、メモリ23は、SG情報格納部と、物
理的接続情報格納部とに分割されている。
A control unit 22 and a memory 23 are present in the SVP 1, and the memory 23 is divided into an SG information storage unit and a physical connection information storage unit.

【0010】システム立上げ時にSVP1の制御部22
は、アダプタ2,3に物理的接続情報の命令を出し、ア
ダプタ制御部20,21は同様の命令を出す。これによ
って周辺装置7,8,9,10のレジスタ11,12,
13,14に格納されているデバイス情報が読み出さ
れ、SVP1内のメモリ23中の物理的接続情報格納部
に書き込まれる。
The control unit 22 of the SVP1 when the system is started up
Issues a command for physical connection information to the adapters 2 and 3, and the adapter control units 20 and 21 issue similar commands. This allows the registers 11, 12, of the peripherals 7, 8, 9, 10 to
The device information stored in 13 and 14 is read and written in the physical connection information storage unit in the memory 23 in the SVP1.

【0011】次に、アダプタ2,3内のコネクタ番号格
納部17,18,19とID部15,16の値を読み出
し、SVP1のメモリ中の物理的接続情報格納部に書き
込む。メモリ23上には、アダプタ2,3ごとにID
部,コネクタ番号,デバイスタイプ,デバイス番号の順
に書き込まれている。
Next, the values of the connector number storages 17, 18 and 19 and the IDs 15 and 16 in the adapters 2 and 3 are read out and written in the physical connection information storage in the memory of the SVP 1. On the memory 23, ID for each adapter 2 and 3
Part, connector number, device type, device number.

【0012】また、アダプタ5と、OSが格納されてい
るディスク4についても上述と同様な機構が存在し、物
理的接続情報の読み出しを行う。
Further, with respect to the adapter 5 and the disk 4 in which the OS is stored, the same mechanism as described above exists, and the physical connection information is read.

【0013】アダプタが動作不能、周辺装置の故障(動
作不能、電源が入らない等)の場合、物理的構成情報の
読み出しは不可能であるから、SVP1が読み出しの命
令を出しても応答は返ってこない。この場合、SVP1
は、物理的に存在しないと見なす。
When the adapter is inoperable or the peripheral device is faulty (inoperable, power is not turned on, etc.), the physical configuration information cannot be read out. Therefore, a response is returned even if the SVP1 issues a read out command. I can't come. In this case, SVP1
Is considered physically absent.

【0014】次に、SVP1は、OSが格納されている
ディスク4の周辺装置SG情報を読み出し、SVP1中
のメモリ23のSG情報格納部に書き込む。このSG情
報の内容は、物理的構成情報と同様に、デバイスタイプ
・番号,コネクタ番号,スロットID番号で構成されて
いる。
Next, the SVP 1 reads the peripheral device SG information of the disk 4 in which the OS is stored and writes it in the SG information storage section of the memory 23 in the SVP 1. The content of this SG information is composed of a device type / number, a connector number, and a slot ID number, similar to the physical configuration information.

【0015】SVP1の制御部22は、メモリ23の物
理的接続情報格納部と、SG情報格納部の値を比較す
る。比較結果がイコールの場合は問題なく立上がるが、
イコールでない場合にはSVP1は対象となるアダプタ
と周辺装置のSG情報と物理的構成情報を、システムコ
ンソール等に表示する。
The control unit 22 of the SVP1 compares the values of the physical connection information storage unit of the memory 23 and the SG information storage unit. If the comparison result is equal, it will rise without problems,
If not equal, the SVP 1 displays SG information and physical configuration information of the target adapter and peripheral device on the system console or the like.

【0016】オペレータは、それを識別することによっ
て誤接続を発見できる。また、SG作業(SG情報を変
える)時の立上げは、物理的接続情報を見ないで、立上
げる方法によって行なう。
The operator can detect the misconnection by identifying it. Further, the startup at the time of SG work (changing SG information) is performed by a startup method without looking at the physical connection information.

【0017】[0017]

【発明の効果】以上説明したように本発明は、周辺装置
の物理的接続情報と、OSにSGされている情報を比較
し、その結果を通報することで誤接続を早期に発見で
き、システムの立上げを可能化するという効果を有す
る。
As described above, the present invention compares the physical connection information of peripheral devices with the information stored in the OS, and reports the result, so that an erroneous connection can be found at an early stage. Has the effect of enabling the startup of

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 SVP 2,3,5 アダプタ 6 診断バス 7,8,9,10 周辺装置 11,12,13,14 レジスタ 15,16 ID部 17,18,19 コネクタ番号格納部 20,21 アダプタ制御部 22 制御部 23 メモリ 1 SVP 2, 3, 5 adapter 6 Diagnostic bus 7, 8, 9, 10 Peripheral device 11, 12, 13, 14 Register 15, 16 ID section 17, 18, 19 Connector number storage section 20, 21 Adapter control section 22 Control Part 23 Memory

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 CPUに接続される周辺装置内にデバイ
ス情報を格納したレジスタを設け、 前記CPUに内蔵され周辺装置を制御するアダプタ内
に、前記デバイス情報と周辺装置が接続されているコネ
クタ番号を格納するコネクタ番号格納部と、実装ロケー
ションを格納するID部と、前記デバイス情報,コネク
タ番号および実装ロケーションを読み出すアダプタ制御
部とを設け、 またSVP内に、前記アダプタ制御部が読み出した情報
とOSにSGされている情報を格納するメモリを設け、 システム立上げ時に前記物理的接続情報とSG情報に相
違があった場合にはコンソールに通報することを特徴と
するシステム立上げ方式。
1. A connector number in which a register storing device information is provided in a peripheral device connected to a CPU, and the device information and the peripheral device are connected in an adapter incorporated in the CPU for controlling the peripheral device. Is provided, an ID section for storing the mounting location, an adapter control section for reading the device information, the connector number and the mounting location are provided, and information read by the adapter control section is stored in the SVP. A system startup method characterized in that a memory for storing SG information is provided in the OS, and if there is a difference between the physical connection information and SG information at system startup, the console is notified.
JP3301390A 1991-11-18 1991-11-18 System starting system Withdrawn JPH05143518A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3301390A JPH05143518A (en) 1991-11-18 1991-11-18 System starting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3301390A JPH05143518A (en) 1991-11-18 1991-11-18 System starting system

Publications (1)

Publication Number Publication Date
JPH05143518A true JPH05143518A (en) 1993-06-11

Family

ID=17896297

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3301390A Withdrawn JPH05143518A (en) 1991-11-18 1991-11-18 System starting system

Country Status (1)

Country Link
JP (1) JPH05143518A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08153017A (en) * 1994-11-28 1996-06-11 Kofu Nippon Denki Kk Port connection recognizing method
JPH08314846A (en) * 1995-05-23 1996-11-29 Kofu Nippon Denki Kk Information processing system capable of connecting multiple kinds of devices to one mounting position
JP2006146839A (en) * 2004-11-25 2006-06-08 Hitachi Ltd System and method for managing device
JP2010102724A (en) * 2001-11-09 2010-05-06 Dell Products Lp System and method for utilizing system configuration in modular computer system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08153017A (en) * 1994-11-28 1996-06-11 Kofu Nippon Denki Kk Port connection recognizing method
JPH08314846A (en) * 1995-05-23 1996-11-29 Kofu Nippon Denki Kk Information processing system capable of connecting multiple kinds of devices to one mounting position
JP2010102724A (en) * 2001-11-09 2010-05-06 Dell Products Lp System and method for utilizing system configuration in modular computer system
JP2006146839A (en) * 2004-11-25 2006-06-08 Hitachi Ltd System and method for managing device

Similar Documents

Publication Publication Date Title
US7882206B2 (en) Storage device system and storage device system activating method
US5410699A (en) Apparatus and method for loading BIOS from a diskette in a personal computer system
US5768568A (en) System and method for initializing an information processing system
US7487372B2 (en) Remote power sensing for hard disk bridge controller
US6223250B1 (en) Card array apparatus for mounting in a personal computer
US5852743A (en) Method and apparatus for connecting a plug-and-play peripheral device to a computer
US20070011500A1 (en) System and method for using hot plug configuration for PCI error recovery
US5826103A (en) System for storing physical locations of all ports specified in terms of port locations relative to parameters of a predetermined configuration within data processing system
JP2002529853A (en) Write protected disk cache apparatus and method for subsystem hard disk with large capacity memory
KR100828755B1 (en) System and method to determine a healthy group of processors and associated firmware for booting a system
JPH05143518A (en) System starting system
US5485585A (en) Personal computer with alternate system controller and register for identifying active system controller
JP2007018034A (en) Control unit and control method
US20020083221A1 (en) Universal disk array controller
JP2003186697A (en) System and method for testing peripheral device
JP2002543521A (en) Method and apparatus for automatically reintegrating modules into a computer system
US20050182867A1 (en) Systems and methods for signaling write status
US6996708B1 (en) Methods and apparatus for automatically selecting and loading initialization software for a hardware configuration
JP3565987B2 (en) Emulator device
JP3733737B2 (en) Programmable controller and recording medium
JPS628831B2 (en)
JPH0496845A (en) Data preserving method for shared memory system
JP3243687B2 (en) Hot swapping system
JP2005284805A (en) Small memory card adapter and information apparatus
JP2738435B2 (en) Print data processing device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990204