JPH0459650U - - Google Patents

Info

Publication number
JPH0459650U
JPH0459650U JP1990100953U JP10095390U JPH0459650U JP H0459650 U JPH0459650 U JP H0459650U JP 1990100953 U JP1990100953 U JP 1990100953U JP 10095390 U JP10095390 U JP 10095390U JP H0459650 U JPH0459650 U JP H0459650U
Authority
JP
Japan
Prior art keywords
ssb
oscillator
monitor
sidetone
demodulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1990100953U
Other languages
Japanese (ja)
Other versions
JP2514973Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990100953U priority Critical patent/JP2514973Y2/en
Publication of JPH0459650U publication Critical patent/JPH0459650U/ja
Application granted granted Critical
Publication of JP2514973Y2 publication Critical patent/JP2514973Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Monitoring And Testing Of Transmission In General (AREA)
  • Transceivers (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図はこの考案に係るるモニター
回路の実施例を示し、第1図は回路図、第2図は
DDSの構成ブロツク図である。第3図は従来例
の回路図である。 主な符号の説明、1……SSB復調回路、2…
…DDS、3……発振周波数切替器、4……モー
ド切替えスイツチ、5……電鍵連動スイツチ、6
……電鍵、7……アンプ、8……スピーカ、12
……データ加算器、13……アドレスカウンタ、
14……ROM、15……クロツク発振器、16
……D/A変換器、17……ローパスフイルタ。
1 and 2 show an embodiment of a monitor circuit according to this invention, with FIG. 1 being a circuit diagram and FIG. 2 being a block diagram of a DDS. FIG. 3 is a circuit diagram of a conventional example. Explanation of main symbols, 1...SSB demodulation circuit, 2...
...DDS, 3...Oscillation frequency switch, 4...Mode changeover switch, 5...Electronic key interlocking switch, 6
... Telephone key, 7 ... Amplifier, 8 ... Speaker, 12
...Data adder, 13...Address counter,
14...ROM, 15...clock oscillator, 16
...D/A converter, 17...Low pass filter.

Claims (1)

【実用新案登録請求の範囲】 CW用サイドトーン発振器と、SSBモニター
用復調器に接続される発振器とを有し、CWの電
鍵によりCW用サイドトーン発振器からの出力を
断続した信号と、SSBモニター用復調器からの
出力信号をアンプによつて増幅し、スピーカによ
つてCW及びSSB送信信号をモニターするモニ
ター回路において、 前記SSBモニター用復調器に接続される発振
器の替りに発振周波数範囲が広範囲なダイレクト
デジタルシンセサイザ(以下DDSと呼ぶ)を設
け、このDDS出力信号を直接CW用サイドトー
ンモニター回路に接続すること、CW用サイドト
ーン発振器を不要とするように構成したことを特
徴とするモニター回路。
[Claim for Utility Model Registration] A signal comprising a CW sidetone oscillator and an oscillator connected to an SSB monitor demodulator, and a signal in which the output from the CW sidetone oscillator is intermittent by a CW electric key, and an SSB monitor. In a monitor circuit that amplifies the output signal from the SSB demodulator with an amplifier and monitors CW and SSB transmission signals with a speaker, the oscillation frequency range is wide in place of the oscillator connected to the SSB monitor demodulator. A monitor circuit characterized in that a direct digital synthesizer (hereinafter referred to as DDS) is provided, the DDS output signal is directly connected to a CW sidetone monitor circuit, and the CW sidetone oscillator is not required. .
JP1990100953U 1990-09-28 1990-09-28 Monitor circuit Expired - Lifetime JP2514973Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990100953U JP2514973Y2 (en) 1990-09-28 1990-09-28 Monitor circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990100953U JP2514973Y2 (en) 1990-09-28 1990-09-28 Monitor circuit

Publications (2)

Publication Number Publication Date
JPH0459650U true JPH0459650U (en) 1992-05-21
JP2514973Y2 JP2514973Y2 (en) 1996-10-23

Family

ID=31844001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990100953U Expired - Lifetime JP2514973Y2 (en) 1990-09-28 1990-09-28 Monitor circuit

Country Status (1)

Country Link
JP (1) JP2514973Y2 (en)

Also Published As

Publication number Publication date
JP2514973Y2 (en) 1996-10-23

Similar Documents

Publication Publication Date Title
JPH0459650U (en)
JPH0425342U (en)
JPS6311771Y2 (en)
JPS6032852U (en) FSK method demodulator
JPS60134346U (en) Cordless telephone with wireless microphone function
JPS59111342U (en) Receiving machine
JPS59177246U (en) Double conversion type receiver
JPH0450948U (en)
JPS5988738U (en) Microcomputer clock signal generation circuit
JPH11122546A (en) Rf module
JPS61158779U (en)
JPH02101643U (en)
JPS61107296U (en)
JPS5882077U (en) frequency control device
JPS58161347U (en) Receiving machine
JPH0317434B2 (en)
JPS6140052U (en) Transceiver with standby switch
JPS5882073U (en) Simple television transmitter
JPS5952748U (en) transceiver
JPS58114627U (en) Receiver tuning correction circuit
JPH0467827U (en)
JPS61100060U (en)
JPS58169749U (en) CW narrowband filter in wireless communication equipment
JPS59129272U (en) television receiver
JPS59108360U (en) transceiver

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term