JPH0447282A - Storage battery measuring circuit - Google Patents

Storage battery measuring circuit

Info

Publication number
JPH0447282A
JPH0447282A JP2156220A JP15622090A JPH0447282A JP H0447282 A JPH0447282 A JP H0447282A JP 2156220 A JP2156220 A JP 2156220A JP 15622090 A JP15622090 A JP 15622090A JP H0447282 A JPH0447282 A JP H0447282A
Authority
JP
Japan
Prior art keywords
contacts
group
relays
storage batteries
storage battery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2156220A
Other languages
Japanese (ja)
Other versions
JP2576267B2 (en
Inventor
Atsushi Fukui
篤 福井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yuasa Corp
Original Assignee
Yuasa Corp
Yuasa Battery Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yuasa Corp, Yuasa Battery Corp filed Critical Yuasa Corp
Priority to JP2156220A priority Critical patent/JP2576267B2/en
Publication of JPH0447282A publication Critical patent/JPH0447282A/en
Application granted granted Critical
Publication of JP2576267B2 publication Critical patent/JP2576267B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Tests Of Electric Status Of Batteries (AREA)

Abstract

PURPOSE:To miniaturize a measuring circuit and to reduce the cost of an apparatus by providing a plurality of transducers between an A/D converter and the cells of storage batteries to separate the storage batteries into blocks of the same number as the transducers. CONSTITUTION:A measuring circuit has a plurality of transducers (converters) 7-1, 7-2 to which the cell voltages of storage batteries (1-1)-(1-n) are inputted from the respective storage batteries (1-1)-(1-n) through relay contacts RY1-1- RY1-n of the first group, an A/D converter 2 digitally converting the cell voltages inputted to the converters (7-1)-(7-2) and a CPU 3 inputting digital signals. The first line decoder 6-1 is equipped with relay coils RC1-1-RC1-2 controlling ON/OFF of the relay contacts RY1-1-RY1-n and the second line decoder 6-2 is equipped with relay coils controlling ON/OFF of relay contacts RY2-1-RY2-2. The contacts RY1-1, RY1-2, RY2-1, RY2-2 are controlled on the basis of the signal sent from the CPU 2 to measure the cell voltages of the storage batteries (1-1)-(1-n).

Description

【発明の詳細な説明】 産業上の利用分野 本発明は蓄電池測定回路に関するもので・さらに詳しく
言えば多数の直列接続された蓄電池の41v電圧を測定
する蓄電池測定回路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to an accumulator measuring circuit, and more particularly to an accumulator measuring circuit for measuring the 41V voltage of a large number of series-connected accumulators.

従来の技術 大型のcvcyt源装置などでは、数百上yの蓄電池が
直列に接続されたものがあり、このよ゛うな装置に備え
られる蓄電池のセI%/を圧を測定する測定回路として
は第2図のようなものが知られている0すなわち、第2
図において、直列接続されたn−tμの蓄電池1−1〜
1−nの各々にリレーの接点RY1−1〜RY1−nが
接続され、オンさせたリレーの接点tこ接続された蓄電
池のセル電圧が測定され、その測定電圧がム/D変換器
2によってディジタμ変換されてCPU3に入力され、
そのデータはメモリ回路4に送出されて記憶させたり、
表示器5に送出されて表示させたりする。一方、このC
PU5からはラインデコーダ乙に信号が送出され、この
ラインデコーダ6から前記リレーの接点RY1−1〜R
Y1−nIc対応したりレーコイ*RC1−1〜Rc1
−nを励磁する信号が送出されて該リレーの接点ny1
−1〜RY1−nをオンさせるように構成されている。
Conventional technology Some large CVCYT source devices have several hundred or more storage batteries connected in series, and the measurement circuit for measuring the pressure of the storage batteries provided in such devices is as follows. 0, that is, the second
In the figure, series-connected n-tμ storage batteries 1-1 to
Relay contacts RY1-1 to RY1-n are connected to each of 1-n, and when the relay contacts are turned on, the cell voltage of the connected storage battery is measured, and the measured voltage is transmitted by the Mu/D converter 2. Digital μ converted and input to CPU3,
The data is sent to the memory circuit 4 and stored,
It is sent to the display device 5 and displayed. On the other hand, this C
A signal is sent from the PU5 to the line decoder B, and from this line decoder 6, the relay contacts RY1-1 to R
Y1-nIc compatible or Rekoi *RC1-1~Rc1
-n is sent to contact ny1 of the relay.
-1 to RY1-n are turned on.

発明が解決しようとする課題 上記のような蓄電池測定回路では、多数の蓄電池が直列
に接続されていると、リレーの接点RY1−1〜RYj
−nの耐圧を大きくする必要があり、回路が大型になっ
て高延になるという欠点があった。
Problems to be Solved by the Invention In the storage battery measuring circuit as described above, when a large number of storage batteries are connected in series, the relay contacts RY1-1 to RYj
It is necessary to increase the withstand voltage of -n, which has the disadvantage that the circuit becomes large and expensive.

課題を解決するための手段 上記欠点を解決するため、本発明の蓄電池測定回路は、
直列接続された各々の蓄電池から第1群のリレーの接点
を介して該蓄電池のセル電圧が入力されるII数のトラ
ンスデユーサと、該トランスデユーサに入力されたセル
電圧をディジタル変換するム/D変換器と、このディジ
タル変換された信号が入力されるCPUとを有し、この
CPUに入力されたデータを記憶または表示させるとと
もに、前記ム/D変換器と前記複数のトランスデユーサ
の各々との間にwg2群のリレーの接点を介挿し、前記
第1群のリレーの接点のオン、オフを制御するりレーコ
イμを備えた第1のラインデコーダと、前記第2群のリ
レーの接点のオン、オフを制御するリレーコイルを備え
た第2のラインデコーダとを設け、前記CPUから送出
される信号によって前記第1群のリレーの接点と第2群
のリレーの接点とを制御して蓄電池のセル電圧を測定す
るものであるO 作用 ム/D変換器と蓄電池の七μとの間に複数のトランスデ
ユーサを設けて蓄電池をこのトランスデユーサと同数の
ブロックに分け、CPUかも送出される信号によって各
ブロックごとにセル電圧が測定できる構成にしているの
で、各グロ、り内の第1群のリレーの接点の耐圧を低下
させることができる。
Means for Solving the Problems In order to solve the above drawbacks, the storage battery measuring circuit of the present invention has the following features:
II number of transducers to which the cell voltage of each storage battery connected in series is inputted through the contacts of the first group of relays, and a module for digitally converting the cell voltage inputted to the transducer. A/D converter and a CPU to which the digitally converted signal is input, and the CPU stores or displays the data input to the CPU. A first line decoder equipped with a relay μ and a first line decoder having relay contacts of the second group and controlling the ON/OFF state of the contacts of the first group of relays are inserted between the WG and the second group of relays. A second line decoder equipped with a relay coil for controlling on/off of the contacts is provided, and the contacts of the first group of relays and the contacts of the second group of relays are controlled by signals sent from the CPU. A plurality of transducers are installed between the O action MU/D converter and the 7μ of the storage battery, and the storage battery is divided into the same number of blocks as the transducers. Since the structure is such that the cell voltage can be measured for each block based on the signal sent out, it is possible to reduce the withstand voltage of the contacts of the first group of relays in each group.

実施例 以下、実施例により説明する。第1図は本発明の蓄電池
測定回路のグロ、り図で、第2図と同じ機能を有する部
分には同じ符号を付している。第1図において、蓄電池
1−1〜1−nのセル電圧が入力される複数のトランス
デユーサは7−1.7−2で、トランスデユーサ7−1
にはm個の蓄電池1−1〜1−m*(m<n)のセル電
圧が入力され、トランスデユーサ7−2には(n−m)
個の蓄電池1−(EI++1)〜1−nのセル電圧が入
力されるように構成されている。
EXAMPLE The following is an explanation using examples. FIG. 1 is a schematic diagram of a storage battery measuring circuit according to the present invention, in which parts having the same functions as those in FIG. 2 are given the same reference numerals. In FIG. 1, a plurality of transducers to which cell voltages of storage batteries 1-1 to 1-n are input are 7-1, 7-2, and transducer 7-1.
The cell voltages of m storage batteries 1-1 to 1-m* (m<n) are input to the transducer 7-2, and (n-m) is input to the transducer 7-2.
It is configured such that the cell voltages of storage batteries 1-(EI++1) to 1-n are input.

すなわち、前記トランスデユーサ7−1.7−2により
n個の蓄電池1−1〜j−nは2つのブロックに分けら
れ、蓄電池1−1〜1−mとトランスデユーサ7−1と
の間には第1群のリレーの接点RY1−1〜RY1−m
が介挿され、蓄電池1−(m+1)〜1−nとトランス
デユーサ7−2との間tこは他の第1群のyv−の接点
RY1−(m+1 )〜RY1−nが介挿されている。
That is, the n storage batteries 1-1 to j-n are divided into two blocks by the transducer 7-1, 7-2, and the storage batteries 1-1 to 1-m and the transducer 7-1 are divided into two blocks. Between them are the contacts RY1-1 to RY1-m of the first group of relays.
are inserted, and other first group yv- contacts RY1-(m+1) to RY1-n are inserted between the storage batteries 1-(m+1) to 1-n and the transducer 7-2. has been done.

そして・前記トランスデユーサ7−1とム7句変換器2
との間には第2群のリレーの接点RY2−1が介挿され
、前記トヲンスデュ−?7−2とム/D変換器2との開
には他の第2群のリレーの接点Ry2−2が介挿されて
いる。このム/D゛変換器2r−よってディジタル変換
された蓄電池1−1〜1−nのセル電圧は0PU3に入
力され、該cpusからメモリー回路4に送出して記憶
させたり、表示器5に送出して表示させたりする。
and the transducer 7-1 and the transducer 2
A contact point RY2-1 of the second group of relays is inserted between the two and A contact Ry2-2 of another second group of relays is inserted between the contact point 7-2 and the Mu/D converter 2. The cell voltages of the storage batteries 1-1 to 1-n, which have been digitally converted by the system/D converter 2r-, are input to the 0PU3, and are sent from the CPU to the memory circuit 4 for storage, or are sent to the display 5. and display it.

一方、このCPU3からは、第1のラインデコーダ6−
1に信号が送出されて前記第1群のリレーの接点Ry1
−1〜RY1−n−μ対応するりレーコイ/I/RO1
−1〜RC1−Hが励磁され、そのオン、オフが制御さ
れるとともに、第2のラインデコーダ6−2に信号が送
出されて前記第2群のリレーの接点RY2−1 + R
Y2−2に対応するりレーコイAzRC2−1、RC2
−2が励磁され、そのオン、オフが制御される。すなわ
ち、第2のラインデコーダ6−2によって第2群のりし
−の接点ny2−1をオンさせた場合には、第1群のリ
レーの接点RY1−1〜Ry1−Inに接続された蓄電
池1−1〜1−mのセル電圧が順次測定され、第2のラ
インデコーダ6−2によって他の第2群のリレーの接点
uy2−2をオンさせた場合には、他の第1群のリレー
の接点RYj−(m−N) 〜RY1−nに接続された
蓄電池1−(m+1)〜1−nのセル電圧が順次測定さ
れる。
On the other hand, from this CPU 3, a first line decoder 6-
A signal is sent to contact Ry1 of the first group of relays.
-1~RY1-n-μ corresponding Rikoi/I/RO1
-1 to RC1-H are excited and their ON/OFF states are controlled, and a signal is sent to the second line decoder 6-2 to connect the contacts RY2-1 + R of the second group of relays.
Rikoi AzRC2-1, RC2 corresponding to Y2-2
-2 is excited and its on/off is controlled. That is, when the second line decoder 6-2 turns on the contact ny2-1 of the second group of relays, the storage battery 1 connected to the contacts RY1-1 to Ry1-In of the first group of relays turns on. -1 to 1-m are sequentially measured, and when the second line decoder 6-2 turns on the contact uy2-2 of the other second group relay, the other first group relay Cell voltages of storage batteries 1-(m+1) to 1-n connected to contacts RYj-(m-N) to RY1-n are sequentially measured.

従って、蓄電池1−1〜1−nを、第1群のリレーの接
点uy1−1〜RY1−nがその耐圧より低くなるよう
な複数のブロックに分け、該ブロックと同数のトランス
デユーサを設けるように構成しているから、第1群のリ
レーの接点RY1−1〜RY1−nやそれに対応するリ
レーコイfi/RC1−1〜uc1−nが大型化するこ
とを防止できる。
Therefore, the storage batteries 1-1 to 1-n are divided into a plurality of blocks such that the contacts uy1-1 to RY1-n of the first group of relays are lower than their withstand voltage, and the same number of transducers as the blocks are provided. With this configuration, it is possible to prevent the contacts RY1-1 to RY1-n of the first group of relays and the corresponding relay coils fi/RC1-1 to uc1-n from increasing in size.

発明の効果 実施例において詳述した如(、本発明の蓄電池測定回路
は蓄電池のセル電圧を測定するためのリレーの耐圧を低
くすることができるので、回路を小型化することができ
、しかも高価になることを防止できる。
Effects of the Invention As described in detail in the embodiments, the storage battery measuring circuit of the present invention can lower the withstand voltage of the relay for measuring the cell voltage of the storage battery, so the circuit can be made smaller and less expensive. can be prevented from becoming

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の蓄電池測定回路のブロック図、第2図
は従来の蓄電池測定回路のブロック図である。
FIG. 1 is a block diagram of a storage battery measuring circuit according to the present invention, and FIG. 2 is a block diagram of a conventional storage battery measuring circuit.

Claims (1)

【特許請求の範囲】[Claims] 直列接続された各々の蓄電池から第1群のリレーの接点
を介して該蓄電池のセル電圧が入力される複数のトラン
スデューサと、該トランスデューサに入力されたセル電
圧をディジタル変換するA/D変換器と、このデイジタ
ル変換された信号が入力されるCPUとを有し、このC
PUに入力されたデータを記憶または表示させるととも
に、前記A/D変換器と前記複数のトランスデューサの
各々との間に第2群のリレーの接点を介挿し、前記第1
群のリレーの接点のオン、オフを制御するリレーコイル
を備えた第1のラインデコーダと、前記第2群のリレー
の接点のオン、オフを制御するリレーコイルを備えた第
2のラインデコーダとを設け、前記CPUから送出され
る信号によって前記第1群のリレーの接点と第2群のリ
レーの接点とを制御して蓄電池のセル電圧を測定するこ
とを特徴とする蓄電池測定回路。
a plurality of transducers into which the cell voltages of the storage batteries are input from each of the storage batteries connected in series through the contacts of the first group of relays; and an A/D converter which digitally converts the cell voltages input to the transducers. , and a CPU to which this digitally converted signal is input.
The input data is stored or displayed in the PU, and contacts of a second group of relays are inserted between the A/D converter and each of the plurality of transducers, and the first
a first line decoder equipped with a relay coil that controls ON/OFF of the contacts of the group of relays; and a second line decoder equipped with a relay coil that controls ON/OFF of the contacts of the second group of relays; A storage battery measuring circuit comprising: a storage battery measuring circuit that measures a cell voltage of a storage battery by controlling contacts of the first group of relays and contacts of the second group of relays in accordance with a signal sent from the CPU.
JP2156220A 1990-06-14 1990-06-14 Battery measurement circuit Expired - Fee Related JP2576267B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2156220A JP2576267B2 (en) 1990-06-14 1990-06-14 Battery measurement circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2156220A JP2576267B2 (en) 1990-06-14 1990-06-14 Battery measurement circuit

Publications (2)

Publication Number Publication Date
JPH0447282A true JPH0447282A (en) 1992-02-17
JP2576267B2 JP2576267B2 (en) 1997-01-29

Family

ID=15622984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2156220A Expired - Fee Related JP2576267B2 (en) 1990-06-14 1990-06-14 Battery measurement circuit

Country Status (1)

Country Link
JP (1) JP2576267B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5705929A (en) * 1995-05-23 1998-01-06 Fibercorp. Inc. Battery capacity monitoring system
JP2001305199A (en) * 2000-04-20 2001-10-31 Matsushita Electric Ind Co Ltd Voltage detection circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5705929A (en) * 1995-05-23 1998-01-06 Fibercorp. Inc. Battery capacity monitoring system
JP2001305199A (en) * 2000-04-20 2001-10-31 Matsushita Electric Ind Co Ltd Voltage detection circuit

Also Published As

Publication number Publication date
JP2576267B2 (en) 1997-01-29

Similar Documents

Publication Publication Date Title
US6915220B2 (en) Integrated, self-powered battery monitoring device and system
US6020717A (en) Monitoring apparatus for a series assembly of battery modules
EP1126282B1 (en) Battery voltage detector
JP4778541B2 (en) Integrated battery voltage sensor with high voltage isolation, battery voltage sensing system, and battery voltage sensing method
CN100397378C (en) Signal transmission apparatus
EP0643519B1 (en) Subscriber system testing method
JP2007187649A (en) Voltage detector and insulator interface
JPH09139237A (en) Monitoring device of battery pack
CN201233288Y (en) Multipath data acquisition system
JPH0447282A (en) Storage battery measuring circuit
JP2010154441A (en) Apparatus and method for diagnosing fault of a/d input circuit
CN101478583A (en) Mobile phone having multimeter function and multimeter function implementation method
US20070244668A1 (en) Measured-value acquisition device
JP2013009468A (en) Charger and control method of the same
KR0124811Y1 (en) Digital mobile communication
CN101329161B (en) Multifunctional static strain indicator
CN215264478U (en) PLC analog module extension circuit
CN201059957Y (en) Multipurpose statical strain indicator
CN211319027U (en) Equipment control device
CN217506058U (en) Relay switching frequency detection device
JPH11109005A (en) Battery voltage measuring apparatus
JPH0620236Y2 (en) Power circuit measuring device
KR960029809A (en) Battery individual voltage measuring device
JPS63280977A (en) Electromagnetic valve controller
Papathomas et al. Stored-program control of DC power plants

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees