JPH0440744B2 - - Google Patents

Info

Publication number
JPH0440744B2
JPH0440744B2 JP30949086A JP30949086A JPH0440744B2 JP H0440744 B2 JPH0440744 B2 JP H0440744B2 JP 30949086 A JP30949086 A JP 30949086A JP 30949086 A JP30949086 A JP 30949086A JP H0440744 B2 JPH0440744 B2 JP H0440744B2
Authority
JP
Japan
Prior art keywords
intermediate code
program
vector
common
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP30949086A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63159979A (ja
Inventor
Koichiro Hotsuta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP30949086A priority Critical patent/JPS63159979A/ja
Publication of JPS63159979A publication Critical patent/JPS63159979A/ja
Publication of JPH0440744B2 publication Critical patent/JPH0440744B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
  • Complex Calculations (AREA)
JP30949086A 1986-12-24 1986-12-24 ベクトル演算における共通演算削除処理方式 Granted JPS63159979A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30949086A JPS63159979A (ja) 1986-12-24 1986-12-24 ベクトル演算における共通演算削除処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30949086A JPS63159979A (ja) 1986-12-24 1986-12-24 ベクトル演算における共通演算削除処理方式

Publications (2)

Publication Number Publication Date
JPS63159979A JPS63159979A (ja) 1988-07-02
JPH0440744B2 true JPH0440744B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-07-06

Family

ID=17993616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30949086A Granted JPS63159979A (ja) 1986-12-24 1986-12-24 ベクトル演算における共通演算削除処理方式

Country Status (1)

Country Link
JP (1) JPS63159979A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0448382A (ja) * 1990-06-18 1992-02-18 Nec Corp コンパイラのベクトル化処理方式

Also Published As

Publication number Publication date
JPS63159979A (ja) 1988-07-02

Similar Documents

Publication Publication Date Title
Hennessy et al. MIPS: A microprocessor architecture
US6973644B2 (en) Program interpreter
US6324686B1 (en) Just in time compiler technique
US6654952B1 (en) Region based optimizations using data dependence graphs
JPH05143332A (ja) 命令スケジユーラを備えたコンピユータ・システム及び入力命令シーケンスを再スケジユールする方法
JP2001522502A (ja) 複数命令コンピュータプログラムを構成する方法
JPH07129412A (ja) コンパイル方法及び装置
CN108885550A (zh) 复数乘法指令
JPS6325733A (ja) コンパイラ処理方式
JP2856663B2 (ja) コンパイル・コードに可視境界を定義する最適化方法および装置
JPH0440744B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Stitt et al. Techniques for synthesizing binaries to an advanced register/memory structure
Yuki et al. Derivation of efficient FSM from loop nests
Nawaz et al. Recursive variable expansion: A loop transformation for reconfigurable systems
JPH0379741B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Leupers Novel code optimization techniques for DSPs
JPH0440742B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0512752B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Komuro et al. Development of a bit-level compiler for massively parallel vision chips
Al Smadi et al. OPTIMIZATION OF MULTIPROCESSORS MEMORY SYSTEM PERFORMANCE INSTRUCTION LEVEL PARALLELISM
JPS62271024A (ja) 最適化処理方式
JPH08115220A (ja) ループ最適化方法
JPH02253473A (ja) ベクトル処理システム
Appel A compiler for the Alwac-Wegematic computer
JPH02118732A (ja) プログラム処理方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees