JPH04333223A - Film forming method and device thereof - Google Patents
Film forming method and device thereofInfo
- Publication number
- JPH04333223A JPH04333223A JP10292991A JP10292991A JPH04333223A JP H04333223 A JPH04333223 A JP H04333223A JP 10292991 A JP10292991 A JP 10292991A JP 10292991 A JP10292991 A JP 10292991A JP H04333223 A JPH04333223 A JP H04333223A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- metal film
- metal
- film
- pretreatment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 48
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 229910052751 metal Inorganic materials 0.000 claims abstract description 38
- 239000002184 metal Substances 0.000 claims abstract description 38
- 238000006243 chemical reaction Methods 0.000 claims abstract description 11
- 238000005229 chemical vapour deposition Methods 0.000 claims abstract description 9
- 238000010438 heat treatment Methods 0.000 claims description 12
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 claims description 5
- 230000001678 irradiating effect Effects 0.000 claims description 5
- 239000000356 contaminant Substances 0.000 abstract description 5
- 239000007789 gas Substances 0.000 description 19
- 239000000460 chlorine Substances 0.000 description 8
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 6
- 229910052801 chlorine Inorganic materials 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000005611 electricity Effects 0.000 description 4
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 229910001510 metal chloride Inorganic materials 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- NXHILIPIEUBEPD-UHFFFAOYSA-H tungsten hexafluoride Chemical compound F[W](F)(F)(F)(F)F NXHILIPIEUBEPD-UHFFFAOYSA-H 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000008016 vaporization Effects 0.000 description 1
Landscapes
- Chemical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】この発明は、選択CVD法により
半導体基板上に選択的に金属膜を形成する膜形成方法お
よび膜形成装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a film forming method and a film forming apparatus for selectively forming a metal film on a semiconductor substrate by selective CVD.
【0002】0002
【従来の技術】図3は選択CVD法に用いられる従来の
選択CVD装置を示す断面図である。図において、30
1は反応室、302は表面にコンタクトホールを有する
絶縁膜が形成された半導体基板、303は半導体基板3
02が設置されるサセプタ、304はサセプタ303を
熱するためのヒーター、305はヒーター304に通電
する加熱用電源、306はガス導入口である。2. Description of the Related Art FIG. 3 is a sectional view showing a conventional selective CVD apparatus used in selective CVD. In the figure, 30
1 is a reaction chamber, 302 is a semiconductor substrate on which an insulating film with contact holes is formed, and 303 is a semiconductor substrate 3.
02 is a susceptor installed, 304 is a heater for heating the susceptor 303, 305 is a heating power source that supplies electricity to the heater 304, and 306 is a gas inlet.
【0003】図4は上記に示した選択CVD装置により
コンタクトホール内に金属膜が形成された半導体基板の
断面図である。半導体下地層401上にはコンタクトホ
ール405を有する絶縁膜402が形成されている。コ
ンタクトホール405中には選択CVD法により形成さ
れた金属膜403が埋め込まれている。404は絶縁膜
402上に形成されてしまった金属膜である。FIG. 4 is a cross-sectional view of a semiconductor substrate in which a metal film is formed in a contact hole by the selective CVD apparatus described above. An insulating film 402 having a contact hole 405 is formed on the semiconductor base layer 401 . A metal film 403 formed by selective CVD is embedded in the contact hole 405 . 404 is a metal film formed on the insulating film 402.
【0004】次に、選択CVD法により前記コンタクト
ホール405中に金属膜403を埋め込む場合について
説明する。まず半導体基板302をサセプタ303上に
設置する。そして排気することにより反応室301を真
空にする。また加熱用電源305からヒーター304に
通電してサセプタ303を加熱することにより半導体基
板302を加熱する。Next, the case where the metal film 403 is buried in the contact hole 405 by selective CVD method will be explained. First, a semiconductor substrate 302 is placed on a susceptor 303. The reaction chamber 301 is then evacuated by evacuation. Furthermore, the semiconductor substrate 302 is heated by supplying electricity from the heating power source 305 to the heater 304 to heat the susceptor 303 .
【0005】次にガス導入口306から反応室301に
原材料ガス(六弗化タングステン(WF6 )、シラン
(SiH4 ))を導入し、半導体基板301の表面に
供給する。このとき、原料ガスはコンタクトホール40
5を介して露出されている半導体下地層(Si)401
と反応する。そのため、図4に示すようにコンタクトホ
ール405を介して露出されている半導体下地層401
上には金属膜(タングステン)403が形成される。未
反応のガス及び副生成分は排気系により外部に排出され
る。原料ガスの流量、原料ガスのガス圧および処理温度
を最適化することによりコンタクトホール405を介し
て露出されている半導体下地層401の表面上のみに金
属膜(タングステン)形成することできる。このように
半導体下地層401上にのみ金属膜が形成されるのは、
半導体と絶縁物では固体表面の原料ガスの吸収確率およ
び触媒作用に大きな差があるためである。Next, raw material gases (tungsten hexafluoride (WF6), silane (SiH4)) are introduced into the reaction chamber 301 from the gas inlet 306 and supplied to the surface of the semiconductor substrate 301. At this time, the source gas flows through the contact hole 40.
Semiconductor base layer (Si) 401 exposed through 5
reacts. Therefore, as shown in FIG. 4, the semiconductor base layer 401 exposed through the contact hole 405
A metal film (tungsten) 403 is formed thereon. Unreacted gas and by-products are exhausted to the outside by an exhaust system. By optimizing the flow rate of the source gas, the gas pressure of the source gas, and the processing temperature, a metal film (tungsten) can be formed only on the surface of the semiconductor base layer 401 exposed through the contact hole 405. The reason why the metal film is formed only on the semiconductor base layer 401 in this way is that
This is because there is a large difference in the probability of absorption of source gas on the solid surface and catalytic action between semiconductors and insulators.
【0006】[0006]
【発明が解決しようとする課題】従来の選択CVD法は
以上のような工程で行われているため、コンタクトホー
ル405形成工程等において発生する汚染物や絶縁膜4
02上のダメージ(絶縁膜がSiO2 の場合、SiO
X (Xは2より小さい)となっている部分)により絶
縁膜402上に金属の成長点が存在することがある。こ
の金属の成長点の存在が原因で図4に示すようにコンタ
クトホール405内以外の部分、つまり絶縁膜402上
に金属膜404が形成されることがある。そうするとこ
の上に金属配線を形成する場合、絶縁膜402上の金属
膜404が原因で金属配線間がショートし、正常な半導
体装置が得られないという問題点があった。[Problems to be Solved by the Invention] Since the conventional selective CVD method is carried out through the steps described above, contaminants generated in the process of forming the contact hole 405, etc. and the insulating film 4
Damage on 02 (if the insulating film is SiO2, SiO2
There may be metal growth points on the insulating film 402 due to X (portion where X is smaller than 2). Due to the presence of this metal growth point, a metal film 404 may be formed outside the contact hole 405, that is, on the insulating film 402, as shown in FIG. Then, when metal wiring is formed on this, there is a problem that a short circuit occurs between the metal wirings due to the metal film 404 on the insulating film 402, and a normal semiconductor device cannot be obtained.
【0007】この発明は上記のような問題点を解決する
ためになされたもので、半導体基板上に金属膜を選択性
良く形成することができる膜形成方法および膜形成装置
を得ることを目的とする。The present invention was made to solve the above-mentioned problems, and its purpose is to provide a film forming method and a film forming apparatus that can form a metal film on a semiconductor substrate with good selectivity. do.
【0008】[0008]
【課題を解決するための手段】この発明に係る膜形成方
法は、塩素ガスを含む雰囲気中で紫外線を照射しながら
半導体基板に熱処理を施す工程と、前記熱処理後、選択
CVD法により前記半導体基板上に選択的に金属膜を形
成する工程とを備える。[Means for Solving the Problems] A film forming method according to the present invention includes a step of heat-treating a semiconductor substrate while irradiating ultraviolet rays in an atmosphere containing chlorine gas, and after the heat treatment, the semiconductor substrate is subjected to a selective CVD method. selectively forming a metal film thereon.
【0009】この発明に係る膜形成装置は、塩素ガスを
含む雰囲気中で紫外線を照射しながら半導体基板に熱処
理を施す前処理室と、前記熱処理が施された前記半導体
基板に対し、前記前処理装置により処理が施された前記
半導体基板上に選択CVD法により選択的に金属膜を形
成する選択CVD反応室とを備える。The film forming apparatus according to the present invention includes a pretreatment chamber in which a semiconductor substrate is subjected to heat treatment while irradiating ultraviolet rays in an atmosphere containing chlorine gas; A selective CVD reaction chamber is provided for selectively forming a metal film by a selective CVD method on the semiconductor substrate processed by the apparatus.
【0010】0010
【作用】この発明においては、選択CVD法により半導
体基板上に選択的に金属膜を形成する前に塩素を含むガ
ス雰囲気中で紫外線を照射しながら半導体基板に熱処理
を施すようにしているので、絶縁膜上の汚染物等の金属
成長点が不活性化される。[Operation] In this invention, before a metal film is selectively formed on a semiconductor substrate by the selective CVD method, the semiconductor substrate is heat-treated while being irradiated with ultraviolet rays in a gas atmosphere containing chlorine. Metal growth points such as contaminants on the insulating film are inactivated.
【0011】[0011]
【実施例】図1はこの発明に係る膜形成方法を実現する
ための膜形成装置の一実施例を示す断面図である。10
1は選択CVD反応室301に隣接して設けられた前処
理室、103はサセプタ、104はサセプタ103を加
熱するためのヒーター、105はヒーター104に通電
する加熱用電源、106はサセプタ104上に設置され
た半導体基板302に紫外線を照射するための紫外線ラ
ンプ、107は前処理室101に塩素を含むガスを導入
するガス導入口、108は反応室301と前処理室10
1の境界に設けられた開閉自在のゲート弁である。その
他の構成は図3に示した従来装置と同様である。DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a sectional view showing an embodiment of a film forming apparatus for implementing the film forming method according to the present invention. 10
1 is a pretreatment chamber provided adjacent to the selected CVD reaction chamber 301; 103 is a susceptor; 104 is a heater for heating the susceptor 103; 105 is a heating power source that supplies electricity to the heater 104; An ultraviolet lamp for irradiating the installed semiconductor substrate 302 with ultraviolet rays; 107 a gas inlet for introducing a gas containing chlorine into the pretreatment chamber 101; 108 a reaction chamber 301 and the pretreatment chamber 10;
This is a gate valve that can be opened and closed freely provided at the boundary of 1. The rest of the configuration is the same as the conventional device shown in FIG.
【0012】次に動作について説明する。まず前処理を
施すため、半導体基板302を前処理室101のサセプ
タ103上に設置する。そして排気することにより前処
理室101を真空にする。また加熱用電源105からヒ
ーター104に通電してサセプタ103を加熱すること
により半導体基板302を例えば約400℃に加熱する
。Next, the operation will be explained. First, in order to perform pretreatment, the semiconductor substrate 302 is placed on the susceptor 103 in the pretreatment chamber 101. The pretreatment chamber 101 is then evacuated to a vacuum. Furthermore, the semiconductor substrate 302 is heated to, for example, about 400° C. by supplying electricity from the heating power source 105 to the heater 104 to heat the susceptor 103.
【0013】次に紫外線ランプ106により半導体基板
302に紫外線を照射する。また、ガス導入口107か
ら塩素系ガス(例えばHClガス)を前処理室101に
導入しつつ、ヒーター104により半導体基板302を
加熱する。このとき、HClガスの流量は例えば約20
0sccm、圧力は例えば約5Torr、処理時間は例
えば5分とする。この処理により絶縁膜402上に存在
する微量の金属汚染物が金属塩化物となり気化し除去さ
れる。また、絶縁膜402上のダメージが不活性化され
る。具体的には、絶縁膜402を構成するSiの未結合
部が塩素(Cl)と結合して不活性化される。このよう
に金属成長点となる絶縁膜402上の活性な部分(金属
汚染物,ダメージ)を不活性化することができる。なお
、上記のような処理を行っている間はゲート弁108は
閉じられている。Next, the semiconductor substrate 302 is irradiated with ultraviolet light by the ultraviolet lamp 106 . Further, the semiconductor substrate 302 is heated by the heater 104 while introducing a chlorine-based gas (for example, HCl gas) into the pretreatment chamber 101 from the gas inlet 107 . At this time, the flow rate of HCl gas is, for example, about 20
0 sccm, the pressure is, for example, about 5 Torr, and the processing time is, for example, 5 minutes. Through this treatment, trace amounts of metal contaminants present on the insulating film 402 are converted into metal chlorides, vaporized, and removed. Further, damage on the insulating film 402 is inactivated. Specifically, unbonded portions of Si constituting the insulating film 402 are bonded with chlorine (Cl) and inactivated. In this way, active portions (metal contaminants, damage) on the insulating film 402 that serve as metal growth points can be inactivated. Note that the gate valve 108 is closed while the above processing is being performed.
【0014】次に塩素系ガスの供給、半導体基板302
への紫外線照射および半導体基板302の加熱を停止し
、排気系により前処理室101を真空排気する。しかる
後、ゲート弁108を開き前処理室101で上記のよう
な前処理が行われた半導体基板302を前処理室101
から反応室301へ移動させる。そして従来と同じよう
に選択CVD法により半導体基板302上に選択的に金
属膜を形成する。絶縁膜402上の金属成長点は前処理
室101での処理により不活性化されているので、コン
タクトホール405以外の部分、つまり絶縁膜402上
に金属膜が形成されることはない。そのため、この上に
金属配線を形成した場合、金属配線間でショートするこ
とがない。Next, supply of chlorine gas, semiconductor substrate 302
UV irradiation and heating of the semiconductor substrate 302 are stopped, and the pretreatment chamber 101 is evacuated by the exhaust system. After that, the gate valve 108 is opened and the semiconductor substrate 302 that has been pretreated as described above in the pretreatment chamber 101 is transferred to the pretreatment chamber 101.
from there to the reaction chamber 301. Then, as in the conventional method, a metal film is selectively formed on the semiconductor substrate 302 by the selective CVD method. Since the metal growth points on the insulating film 402 are inactivated by the treatment in the pretreatment chamber 101, no metal film is formed on the part other than the contact hole 405, that is, on the insulating film 402. Therefore, when metal wiring is formed on this, there will be no short circuit between the metal wiring.
【0015】なお、前述した条件設定による前処理を行
った結果、非常に良好な効果を得られることが確認でき
た。また、紫外線照射を行わない場合(前処理室101
においてHClガス雰囲気中で熱処理のみを施した場合
)は上記のような効果が損なわれることも確認された。[0015] As a result of performing the pretreatment under the conditions set forth above, it was confirmed that a very good effect could be obtained. In addition, when UV irradiation is not performed (pretreatment chamber 101
It was also confirmed that the above-mentioned effects were impaired when only heat treatment was performed in an HCl gas atmosphere.
【0016】また、紫外線照射により未結合のSiと塩
素(Cl)との反応が活発になり、約400℃程度の低
温でも上記のような効果が得られるので、Al(アルミ
ニウム)のような低融点金属配線を備えた半導体基板を
処理する場合にもこの発明は適用できる。Furthermore, UV irradiation activates the reaction between unbonded Si and chlorine (Cl), and the above effect can be obtained even at a low temperature of about 400°C. The present invention can also be applied to the case of processing a semiconductor substrate having melting point metal wiring.
【0017】また、プラズマにより半導体基板の表面処
理を行った後、選択CVD法により金属膜を形成するこ
とが従来から行われているが、この発明によればプラズ
マによる表面処理を行うための装置を使用する必要がな
くなり構成が簡単になるとともに、プラズマによる半導
体基板への不必要なダメージがなくなるという効果もあ
る。[0017]Furthermore, although it has been conventional practice to surface-treat a semiconductor substrate using plasma and then form a metal film by selective CVD, the present invention provides an apparatus for surface-treating a semiconductor substrate using plasma. This eliminates the need to use plasma, which simplifies the configuration, and also eliminates unnecessary damage to the semiconductor substrate caused by plasma.
【0018】[0018]
【発明の効果】以上のようにこの発明によれば、選択C
VD法により半導体基板上に選択的に金属膜を形成する
前に塩素を含むガス雰囲気中で紫外線を照射しながら半
導体基板に熱処理を施すようにしているので、例えば絶
縁膜上の金属汚染物は金属塩化物となり気化する等の作
用により、金属成長点が不活性化される。その結果、選
択CVD法により半導体基板上に選択性良く金属膜を形
成することができるという効果がある。[Effect of the invention] As described above, according to this invention, selection C
Before selectively forming a metal film on a semiconductor substrate using the VD method, the semiconductor substrate is heat-treated while being irradiated with ultraviolet rays in a gas atmosphere containing chlorine. Metal growth points are inactivated by actions such as turning into metal chlorides and vaporizing them. As a result, there is an effect that a metal film can be formed with high selectivity on a semiconductor substrate by the selective CVD method.
【図1】この発明に係る膜形成装置の一実施例を示す断
面図である。FIG. 1 is a sectional view showing an embodiment of a film forming apparatus according to the present invention.
【図2】図1に示した装置により製造した半導体基板の
断面図である。FIG. 2 is a cross-sectional view of a semiconductor substrate manufactured by the apparatus shown in FIG. 1.
【図3】従来の選択CVD装置を示す断面図である。FIG. 3 is a sectional view showing a conventional selective CVD apparatus.
【図4】図3に示した装置により製造した半導体基板の
断面図である。FIG. 4 is a cross-sectional view of a semiconductor substrate manufactured by the apparatus shown in FIG. 3.
101 前処理室 103,303 サセプタ 104,304 ヒーター 105,305 加熱用電源 106 紫外線ランプ 107,306 ガス導入口 108 ゲート弁 301 反応室 302 半導体基板 101 Pretreatment chamber 103,303 Susceptor 104,304 Heater 105,305 Heating power supply 106 Ultraviolet lamp 107,306 Gas inlet 108 Gate valve 301 Reaction chamber 302 Semiconductor substrate
Claims (2)
射しながら半導体基板に熱処理を施す工程と、前記熱処
理後、選択CVD法により前記半導体基板上に選択的に
金属膜を形成する工程とを備える膜形成方法。1. A step of heat-treating a semiconductor substrate while irradiating ultraviolet rays in an atmosphere containing chlorine gas, and a step of selectively forming a metal film on the semiconductor substrate by a selective CVD method after the heat treatment. A method for forming a film.
射しながら半導体基板に熱処理を施す前処理室と、前記
熱処理が施された前記半導体基板に対し、選択CVD法
により前記半導体基板上に選択的に金属膜を形成する選
択CVD反応室とを備える膜形成装置。2. A pretreatment chamber for heat-treating a semiconductor substrate while irradiating ultraviolet rays in an atmosphere containing chlorine gas; A film forming apparatus comprising a selective CVD reaction chamber for selectively forming a metal film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10292991A JPH04333223A (en) | 1991-05-09 | 1991-05-09 | Film forming method and device thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10292991A JPH04333223A (en) | 1991-05-09 | 1991-05-09 | Film forming method and device thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04333223A true JPH04333223A (en) | 1992-11-20 |
Family
ID=14340536
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10292991A Pending JPH04333223A (en) | 1991-05-09 | 1991-05-09 | Film forming method and device thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04333223A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09190979A (en) * | 1996-01-10 | 1997-07-22 | Nec Corp | Selective silicon epitaxial growth method, and growth device |
JP4795935B2 (en) * | 2003-03-17 | 2011-10-19 | 東京エレクトロン株式会社 | Processing system and method for processing substrates |
CN103422052A (en) * | 2012-05-16 | 2013-12-04 | 核心能源实业有限公司 | Substrate surface treatment apparatus |
-
1991
- 1991-05-09 JP JP10292991A patent/JPH04333223A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09190979A (en) * | 1996-01-10 | 1997-07-22 | Nec Corp | Selective silicon epitaxial growth method, and growth device |
US6107197A (en) * | 1996-01-10 | 2000-08-22 | Nec Corporation | Method of removing a carbon-contaminated layer from a silicon substrate surface for subsequent selective silicon epitaxial growth thereon and apparatus for selective silicon epitaxial growth |
JP4795935B2 (en) * | 2003-03-17 | 2011-10-19 | 東京エレクトロン株式会社 | Processing system and method for processing substrates |
CN103422052A (en) * | 2012-05-16 | 2013-12-04 | 核心能源实业有限公司 | Substrate surface treatment apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3529989B2 (en) | Film forming method and semiconductor device manufacturing method | |
JPH0786271A (en) | Manufacture of silicon oxide film | |
KR20090122993A (en) | Tensile and compressive stressed materials for semiconductors | |
JP2007088454A (en) | Method and system for forming layer having controllable spatial variation | |
JPH0982696A (en) | Manufacture of semiconductor device and semiconductor manufacturing equipment | |
EP1001454B1 (en) | Surface treatment method | |
US6419985B1 (en) | Method for producing insulator film | |
JPS61117822A (en) | Equipment for manufacturing semiconductor device | |
KR20070096956A (en) | Method for recovering damage of insulating film with low dielectric constant, semiconductor manufacturing apparatus, and storage medium | |
JPH04333223A (en) | Film forming method and device thereof | |
US20050136576A1 (en) | Plasma treatment method and plasma treatment apparatus | |
JPS62136827A (en) | Manufacture of semiconductor device | |
JPH08203894A (en) | Fabrication of semiconductor device | |
JPH07183291A (en) | Method and apparatus for heat treatment | |
KR20030094501A (en) | Method for oxidizing a silicon wafer at low-temperature and apparatus for the same | |
JP2008047752A (en) | Method and apparatus of manufacturing semiconductor device | |
JP4222232B2 (en) | Thin film transistor manufacturing method | |
KR970052822A (en) | Method of forming interlayer insulating film of semiconductor device | |
US5691236A (en) | Method and apparatus for performing chemical vapor deposition | |
US20220328292A1 (en) | Remote plasma ultraviolet enhanced deposition | |
KR100324822B1 (en) | A method for fabricating a gate oxide of a semiconductor device | |
JP3307937B2 (en) | Semiconductor layer and insulating layer manufacturing method | |
JP3088446B2 (en) | Plasma processing apparatus and plasma processing method | |
JPH0517300A (en) | Etching method and production of compound semiconductor base body | |
JPH04290219A (en) | Method of forming polycrystalline silicon film |