JPH0425378U - - Google Patents

Info

Publication number
JPH0425378U
JPH0425378U JP1990066863U JP6686390U JPH0425378U JP H0425378 U JPH0425378 U JP H0425378U JP 1990066863 U JP1990066863 U JP 1990066863U JP 6686390 U JP6686390 U JP 6686390U JP H0425378 U JPH0425378 U JP H0425378U
Authority
JP
Japan
Prior art keywords
circuit
mute
video signal
signal
subcarrier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990066863U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990066863U priority Critical patent/JPH0425378U/ja
Publication of JPH0425378U publication Critical patent/JPH0425378U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)
  • Noise Elimination (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案に係る映像信号ミユート回路
の実施例を示す回路図である。第2図は従来例の
映像信号ミユート回路の回路図である。 主な符号の説明、1……ペデスタルクランプ回
路、2……サブキヤリアトラツプ回路、Q〜Q
……トランジスタ、S……スイツチ回路。
FIG. 1 is a circuit diagram showing an embodiment of a video signal mute circuit according to this invention. FIG. 2 is a circuit diagram of a conventional video signal mute circuit. Explanation of main symbols, 1...Pedestal clamp circuit, 2...Subcarrier trap circuit, Q1~ Q
3 ...transistor, S1 ...switch circuit.

Claims (1)

【実用新案登録請求の範囲】 映像信号を入力し、この入力した映像信号のレ
ベルをミユートさせるためミユート信号によつて
ON/OFFするON/OFFスイツチ回路で構
成される映像信号ミユート回路において、 前記ON/OFFスイツチ回路に第1のトラン
ジスタと、第2のトランジスタとのエミツタ及び
コレクタ同士を接続してなる入力レベル判別回路
と、映像信号内のサブキヤリアの信号を除去する
サブキヤリアトラツプ回路と、このサブキヤリア
トラツプ回路をミユート信号によつてON/OF
Fするスイツチ回路とを設け、ミユート信号によ
つてミユート動作時にも同期信号のみを残すよう
に構成したことを特徴とする映像信号ミユート回
路。
[Claims for Utility Model Registration] A video signal muting circuit comprising an ON/OFF switch circuit that inputs a video signal and turns ON/OFF according to a mute signal in order to mute the level of the input video signal, an input level discrimination circuit formed by connecting the emitters and collectors of a first transistor and a second transistor to each other in an ON/OFF switch circuit; a subcarrier trap circuit that removes a subcarrier signal in a video signal; This subcarrier trap circuit is turned ON/OFF by the mute signal.
What is claimed is: 1. A video signal mute circuit, comprising: a switch circuit that performs a mute operation;
JP1990066863U 1990-06-26 1990-06-26 Pending JPH0425378U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990066863U JPH0425378U (en) 1990-06-26 1990-06-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990066863U JPH0425378U (en) 1990-06-26 1990-06-26

Publications (1)

Publication Number Publication Date
JPH0425378U true JPH0425378U (en) 1992-02-28

Family

ID=31599938

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990066863U Pending JPH0425378U (en) 1990-06-26 1990-06-26

Country Status (1)

Country Link
JP (1) JPH0425378U (en)

Similar Documents

Publication Publication Date Title
JPH0425378U (en)
JPH0348999U (en)
JPH0398599U (en)
JPS6365372U (en)
JPS6242375U (en)
JPS63102385U (en)
JPH0475478U (en)
JPS63191776U (en)
JPS62169585U (en)
JPH0472778U (en)
JPH0443026U (en)
JPH0379566U (en)
JPS62141271U (en)
JPS6437902U (en)
JPS6447173U (en)
JPS63185375U (en)
JPH0357679U (en)
JPS58138477U (en) Television signal demodulation system switching circuit
JPH0356235U (en)
JPH03109496U (en)
JPH02123174U (en)
JPH0339942U (en)
JPH03109483U (en)
JPS62158673U (en)
JPS6193075U (en)