JPH0330239B2 - - Google Patents
Info
- Publication number
- JPH0330239B2 JPH0330239B2 JP9118685A JP9118685A JPH0330239B2 JP H0330239 B2 JPH0330239 B2 JP H0330239B2 JP 9118685 A JP9118685 A JP 9118685A JP 9118685 A JP9118685 A JP 9118685A JP H0330239 B2 JPH0330239 B2 JP H0330239B2
- Authority
- JP
- Japan
- Prior art keywords
- potential
- column line
- transistor
- inverter
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 238000007599 discharging Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
Landscapes
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60091186A JPS61250895A (ja) | 1985-04-30 | 1985-04-30 | 半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60091186A JPS61250895A (ja) | 1985-04-30 | 1985-04-30 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61250895A JPS61250895A (ja) | 1986-11-07 |
| JPH0330239B2 true JPH0330239B2 (enExample) | 1991-04-26 |
Family
ID=14019416
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60091186A Granted JPS61250895A (ja) | 1985-04-30 | 1985-04-30 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61250895A (enExample) |
-
1985
- 1985-04-30 JP JP60091186A patent/JPS61250895A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61250895A (ja) | 1986-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6195307B1 (en) | Booster circuit and semiconductor memory device having the same | |
| US4916334A (en) | High voltage booster circuit for use in EEPROMs | |
| US5164621A (en) | Delay device including generator compensating for power supply fluctuations | |
| US6456541B2 (en) | Booster circuit for raising voltage by sequentially transferring charges from input terminals of booster units to output terminals thereof in response to clock signals having different phases | |
| US5841703A (en) | Method and apparatus for removal of VT drop in the output diode of charge pumps | |
| JPH0143400B2 (enExample) | ||
| US5258669A (en) | Current sense amplifier circuit | |
| US5394027A (en) | High voltage charge pump and related circuitry | |
| KR20000020101A (ko) | 불 휘발성 반도체 메모리 장치 | |
| GB2177865A (en) | Output buffer circuit | |
| US6215329B1 (en) | Output stage for a memory device and for low voltage applications | |
| JPS6122397B2 (enExample) | ||
| US5903498A (en) | Low-supply-voltage nonvolatile memory device with voltage boosting | |
| EP0055136A2 (en) | A semiconductor buffer circuit | |
| US3946369A (en) | High speed MOS RAM employing depletion loads | |
| US4451748A (en) | MOS High voltage switching circuit | |
| JPH0323997B2 (enExample) | ||
| EP0063357A2 (en) | Drive circuit | |
| US4496850A (en) | Semiconductor circuit for enabling a quick rise of the potential _on the word line for driving a clock signal line | |
| CA1115843A (en) | Dynamic precharge circuitry | |
| US6191642B1 (en) | Charge pump circuit | |
| US5175705A (en) | Semiconductor memory device having circuit for prevention of overcharge of column line | |
| JPH0766675B2 (ja) | プログラマブルrom | |
| EP0170781B1 (en) | Mos dynamic memory device | |
| US6373780B1 (en) | Single supply voltage nonvolatile memory device with row decoding |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |