JPH03278723A - Data receiver - Google Patents

Data receiver

Info

Publication number
JPH03278723A
JPH03278723A JP7941890A JP7941890A JPH03278723A JP H03278723 A JPH03278723 A JP H03278723A JP 7941890 A JP7941890 A JP 7941890A JP 7941890 A JP7941890 A JP 7941890A JP H03278723 A JPH03278723 A JP H03278723A
Authority
JP
Japan
Prior art keywords
impulse response
equalization
line
response
estimate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7941890A
Other languages
Japanese (ja)
Other versions
JPH0821888B2 (en
Inventor
Mitsuru Uesugi
充 上杉
Kazuhisa Tsubaki
椿 和久
Koichi Honma
光一 本間
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP7941890A priority Critical patent/JPH0821888B2/en
Publication of JPH03278723A publication Critical patent/JPH03278723A/en
Publication of JPH0821888B2 publication Critical patent/JPH0821888B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To attain equalization without deterioration in the effect even when a line impulse response is fluctuated with time by using an impulse response estimate circuit receiving plural sets of impulse response so as to estimate sequentially the impulse response at an optional time. CONSTITUTION:An impulse response estimate circuit 18 consists of a differentiating value calculation device 13, an adder 14, a weighting device 15 and a delay device 16. Then the calculation device 13 uses an estimate value 22 to calculate differentiating values 23-0, 1, M1, the obtained differentiating values are weighted by weighting devices 15-0, 1, M1, added by an adder 14, from which a new index pulse response is obtained and stored in delay devices 16-1, M1. The complex number index pulse response is obtained at an optional time even when line fluctuation exists, and an equalizer 19 uses the information to carry out equalization. Thus, even when the line impulse response is fluctuated, the effect of equalization is not deteriorated.

Description

【発明の詳細な説明】 産業上の利用分野 本発明はデジタル移動通信等に使用するデータ受信装置
に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a data receiving device used in digital mobile communications and the like.

従来の技術 デジタル式のデータ通信器は、受信側において信号波形
の歪を補償する、いわゆる信号の等化を行うことができ
、それによって高い忠実度が得られるため、近年、広く
使用されるようになっている。
Conventional technologyDigital data communication devices have become widely used in recent years because they can perform so-called signal equalization, which compensates for signal waveform distortion on the receiving side, and thereby achieve high fidelity. It has become.

以下、従来のこの種のデータ受信装置を図面に基づいて
説明する。
Hereinafter, a conventional data receiving device of this type will be explained based on the drawings.

第2図は従来のデータ受信装置の概略構成を示すブロッ
ク図である。第2図において、1は受信信号の入力端子
、2は入力端子1に接続されたインパルス応答推定器、
3は入力端子1とインパルス応答推定器2の出力側とが
接続された等化器、4は等化器3からの復調信号が出力
される出力端子である。
FIG. 2 is a block diagram showing a schematic configuration of a conventional data receiving device. In FIG. 2, 1 is an input terminal of the received signal, 2 is an impulse response estimator connected to the input terminal 1,
3 is an equalizer to which the input terminal 1 and the output side of the impulse response estimator 2 are connected, and 4 is an output terminal to which the demodulated signal from the equalizer 3 is output.

次に上記従来例の動作について説明する。第2図におい
て、インパルス応答推定器2は入力端子1に入力された
受信信号に含まれる既知信号等から、回線の複素インパ
ルス応答を推定し、その情報を等化器3に与える。等化
器3はこの与えられた情報をもとに受信信号を等化する
ことにより、この受信信号をそのまま復調した場合に比
べ、周波数選択フェージング等による劣化が取り除かれ
、誤り率の低い復調信号を出力端子4に出力する。
Next, the operation of the above conventional example will be explained. In FIG. 2, an impulse response estimator 2 estimates the complex impulse response of the line from known signals included in the received signal input to the input terminal 1, and provides this information to an equalizer 3. The equalizer 3 equalizes the received signal based on this given information, thereby eliminating deterioration caused by frequency selective fading, etc., and creating a demodulated signal with a lower error rate than when the received signal is demodulated as is. is output to output terminal 4.

このように上記従来のデータ受信装置でも、インパルス
応答推定器2により回線の複素インパル。
In this way, even in the conventional data receiving apparatus, the impulse response estimator 2 calculates the complex impulses of the line.

ス応答を推定し、その情報を使うことができるため、回
線のインパルス応答の変動がない場合には周波数選択フ
ェージング等による劣化を取り除くことができ、誤り率
の良好な復調信号を得ることができる。
Since it is possible to estimate the impulse response of the line and use that information, if there is no fluctuation in the impulse response of the line, it is possible to remove deterioration caused by frequency selective fading, etc., and obtain a demodulated signal with a good error rate. .

発明が解決しようとする課題 しかしながら、上記従来のデータ受信装置では一度イン
パルス応答を推定すると、インパルス応答を推定した時
点と異なる時点における信号に対しても最初に推定した
インパルス応答を用いて等化を行うため、回線のインパ
ルス応答が変動する場合には等化の効果が劣化するとい
う問題があった。
Problems to be Solved by the Invention However, once the impulse response is estimated in the conventional data receiving device described above, it is difficult to equalize signals at a different time point from the point at which the impulse response was estimated using the initially estimated impulse response. Therefore, if the impulse response of the line fluctuates, there is a problem that the equalization effect deteriorates.

本発明はこのような従来の問題を解決するものであり、
回線のインパルス応答が変動しても等化の効果が劣化し
ないようにできる優れたデータ受信装置を提供すること
を目的とするものである。
The present invention solves these conventional problems,
It is an object of the present invention to provide an excellent data receiving device that can prevent the equalization effect from deteriorating even if the impulse response of a line varies.

、課題を解決するための手段 本発明は上記目的を達成するために、異なる時点におけ
る複数のインパルス応答を求めるための複数のインパル
ス応答推定器と、これら複数のインパルス応答推定器に
より求められた複数のインパルス応答から任意の時点に
おけるインパルス応答を推定するインパルス応答推定回
路と、このインパルス応答推定回路で推定されたインパ
ルス応答を眉いて等化を行う等花器とを備える構成とし
た。
In order to achieve the above object, the present invention provides a plurality of impulse response estimators for obtaining a plurality of impulse responses at different times, and a plurality of impulse response estimators obtained by the plurality of impulse response estimators. The configuration includes an impulse response estimating circuit that estimates an impulse response at an arbitrary point in time from the impulse response of , and an equalizer that equalizes the impulse response estimated by the impulse response estimating circuit.

作用 したがって、本発明によれば、複数のインパルス応答推
定器により時点の異なる複数のインパルス応答が推定で
き、この複数のインパルス応答を入力するインパルス応
答推定回路で、任意の時点のインパルス応答を順次推定
することによって、回線のインパルス応答が変動しても
等化の効果の劣化をなくすことができる。
Therefore, according to the present invention, a plurality of impulse responses at different time points can be estimated by a plurality of impulse response estimators, and an impulse response estimation circuit that inputs the plurality of impulse responses can sequentially estimate the impulse response at an arbitrary time point. By doing so, it is possible to eliminate deterioration of the equalization effect even if the impulse response of the line fluctuates.

実施例 以下、本発明の実施例を図面に基づいて説明する。Example Embodiments of the present invention will be described below based on the drawings.

第1図は本発明の一実施例によるデータ受信装置の概略
構成を示すブロック図である。第1図において、11は
受信信号の入力端子、12.O〜12、M−1は入力端
子11に接続された複数のインパルス応答推定器、13
は微分値計算器、14は複数の重み付は器15,0〜1
5.M−1を介して微分値計算器13の出力側に接続さ
れた複数の加算器、16,1〜16.M−1は遅延器、
17、O〜17.M−1は切換スイッチである。
FIG. 1 is a block diagram showing a schematic configuration of a data receiving apparatus according to an embodiment of the present invention. In FIG. 1, 11 is an input terminal for a received signal; 12. O~12, M-1 are a plurality of impulse response estimators connected to the input terminal 11, 13
is a differential value calculator, 14 is a multiple weighting device 15, 0 to 1
5. A plurality of adders 16,1 to 16. connected to the output side of the differential value calculator 13 via M-1. M-1 is a delay device,
17, O~17. M-1 is a changeover switch.

特に切換スイッチ17,0−17.M−2はそれぞれイ
ンパルス応答推定器12,0〜121M−2と遅延器1
6,1〜16.M−2とを切換え、切換スイッチ17.
M−1はインパルス応答推定器12.M−1と加算器1
4とを切換えるものであり、これら切換スイッチ17,
0〜17゜M−1は微分値計算器13の入力側に接続さ
れている。
Especially the changeover switch 17,0-17. M-2 are impulse response estimators 12, 0 to 121M-2 and delay unit 1, respectively.
6,1-16. M-2 and changeover switch 17.
M-1 is an impulse response estimator 12. M-1 and adder 1
These changeover switches 17,
0 to 17°M-1 is connected to the input side of the differential value calculator 13.

そして、上記微分値計算器13、加算器14、重み付は
器15,0〜15.M−1、遅延器16.1〜16.M
−1、切換スイッチ17.O〜17、M−1によってイ
ンパルス応答推定回路18を構成している。
The differential value calculator 13, the adder 14, and the weighting units 15,0 to 15. M-1, delay devices 16.1 to 16. M
-1, selector switch 17. An impulse response estimation circuit 18 is configured by O to 17 and M-1.

19は入力端子11と切換スイッチ17.Oに接続され
た等花器、20は等花器19から復調信号が出力される
出力端子である。
19 is an input terminal 11 and a changeover switch 17. 20 is an output terminal from which a demodulated signal is output from the isoflower vase 19.

次に上記実施例の動作について説明する。上記実施例に
おいて、入力端子11に入力された受信信号に含まれる
既知信号等を用いて、複数のインパルス応答推定器12
.O〜12.M−11::より、ずれた時点における回
線の複素インパルス応答を推定し、それらをh(0;n
)、h(1;n)、 ・−、h(M  1 ;n)とし
くnはインパルス応答の番号)、 h’(t ; n)= ((t +1 ; n) −h
(t ; n))/1と考えると、 h″ (t;n)=I(−1)”−’   C気=0 
  11 xh(を十m−i;n)−(I) と表せる。ここでh(t;n)についてM−1次の項ま
でのテーラ−展開をある[aを中心に行うと、 xl/j  ! となる。そこで、a = t −Mとすると、XI/j
  !  ;  t>M・・・(H)となるので、任意
の時点の複素インパルス応答h(t;n)がh(t−M
an)、h’(t−M;C11−1) n)、 h   (t−Man)、 −、h   (t
−M;n)によって、つまりh(t−1;n)、 h(
t−2;n)、=−、h(t−Man)と表すことがで
きる。即ち、h(0;n) 〜h(M−1;h)が求ま
っているので、順次h(M;n)、h(M+1;n)、
・・・が求まる。
Next, the operation of the above embodiment will be explained. In the above embodiment, a plurality of impulse response estimators 12
.. O~12. M-11:: Estimate the complex impulse response of the line at the shifted time and convert them into h(0; n
), h(1; n), ・−, h(M 1 ; n) where n is the number of the impulse response), h'(t ; n) = ((t +1 ; n) −h
Considering (t; n))/1, h''(t;n)=I(-1)''-' C = 0
11 xh( can be expressed as 10m-i;n)-(I). Here, when performing Taylor expansion of h(t;n) up to the M-1 order term, xl/j! becomes. Therefore, if a = t - M, then XI/j
! ; Since t>M...(H), the complex impulse response h(t;n) at any time is h(t-M
an), h'(t-M; C11-1) n), h (t-Man), -, h (t
-M;n), that is, h(t-1;n), h(
It can be expressed as t-2;n), =-, h(t-Man). That is, since h(0;n) to h(M-1;h) have been found, h(M;n), h(M+1;n),
... is found.

第1図において、h(0;n)は初期値(21゜O)、
h(1;n)は初期値(21,i)、h(M−1;n)
は初期[(21,M−1)T:ji>る。切換スイッチ
17.o〜17.M−]は推定の一番最初のみ端子A。
In Fig. 1, h(0;n) is the initial value (21°O),
h(1;n) is the initial value (21,i), h(M-1;n)
is initially [(21,M-1)T:ji>ru. Changeover switch 17. o~17. M-] is terminal A only at the very beginning of estimation.

−AM−1側に投入され、初期値(21,○〜21.M
−1)が推定値22となり、同時に遅延器16,1〜1
6.M−1に入力される。
- AM-1 side, initial value (21,○~21.M
-1) becomes the estimated value 22, and at the same time the delay device 16, 1 to 1
6. It is input to M-1.

微分値計算器13は推定値22を用いて、上記(I)式
に従って、微分値23,0〜23.M−1を計算し、得
られた微分11!23.0〜23.M−1は上記(II
)式を満足するように重み付は器15゜O〜15.M−
1によって重み付けをされ、加算器14で加え合わされ
新たなインデックスパルス応答が求められる。
The differential value calculator 13 uses the estimated value 22 and calculates the differential values 23,0 to 23. Calculate M-1 and obtain the differential 11!23.0~23. M-1 is the above (II
) The weighting is done by 15° to 15° so as to satisfy the equation. M-
The signals are weighted by 1 and added together in an adder 14 to obtain a new index pulse response.

この値は加算器14、端子B。−BM−1側に投入され
た切換スイッチ17,0〜1’?、M−1を介し、遅延
器16,1〜16.M−1によって蓄えられる(新たな
インデックスパルス応答が求まる毎に一番古いものを放
出し、新しいものを蓄え、常にM−1個のインデックス
パルス応答を蓄える)。
This value is sent to adder 14, terminal B. - Selector switch 17, 0 to 1' turned on the BM-1 side? , M-1, delay units 16,1-16. (Each time a new index pulse response is determined, the oldest one is emitted and a new one is stored, always storing M-1 index pulse responses.)

これをくり返すことによって、回線変動のある場合にも
任意の時点での複素インデックスパルス応答が求まり、
等花器19はその情報を用いて等化を行う。
By repeating this, the complex index pulse response at any point in time can be found even when there are line fluctuations.
The equalizer 19 uses the information to perform equalization.

このように上記実施例においては、任意の時点でのイン
デックスパルス応答を推定できるため、これを用いて等
化を行うことにより、回線変動のある場合でも誤り率特
性の良好な復調信号を得ることができるという利点を有
する。
In this way, in the above embodiment, since the index pulse response at any point in time can be estimated, by performing equalization using this, it is possible to obtain a demodulated signal with good error rate characteristics even when there are line fluctuations. It has the advantage of being able to

上記実施例は、複素インパルス応答をそのまま推定した
が、複素インパルス応答を、 h(t ; n)−h i(t ; n)+j h  
(t ; n)と考え、実部h i(t ; n)と虚
部h9(t ; n)に分けてそれぞれ独立に推定して
もよい。この場合は構成も動作も上記実施例と同様であ
る。
In the above embodiment, the complex impulse response was directly estimated, but the complex impulse response was estimated as follows: h(t;n)-hi(t;n)+jh
(t; n), and the real part h i (t ; n) and the imaginary part h9 (t ; n) may be estimated independently. In this case, the configuration and operation are similar to those of the above embodiment.

また、複素インパルス応答を、 と考え、振輻成分子(tan)と位相成分θ(jan)
に分け、それぞれ独立に推定しても良い。この場合も構
成や動作は上記実施例と同様である。
Also, considering the complex impulse response as, the vibrational component (tan) and the phase component θ(jan)
It may be divided into 2 and estimated independently. In this case as well, the configuration and operation are the same as in the above embodiment.

発明の効果 上述の如く本発明によれば、異なる時点における複数の
インパルス応答を求めるための複数のインパルス応答推
定器と、これらの複数のインパルス応答推定器により求
められた複数のインパルス応答から任意の時点における
インパルス応答を推定するインパルス応答推定回路と、
このインパルス応答推定回路で推定されたインパルス応
答を用いて等化を行う等花器とを備える構成としたので
、任意の時点における回線の複素インパルス応答を推定
でき、この複素インパルス応答を用いて等化を行うこと
により、回線のインパルス応答が変動する場合において
も等化の効果の劣化を抑え、良好な誤り率を実現するこ
とかできるという効果を有する。
Effects of the Invention As described above, according to the present invention, there are provided a plurality of impulse response estimators for obtaining a plurality of impulse responses at different points in time, and an arbitrary number of impulse responses obtained by the plurality of impulse response estimators. an impulse response estimation circuit that estimates an impulse response at a point in time;
Since the configuration is equipped with an equalizer that performs equalization using the impulse response estimated by this impulse response estimation circuit, the complex impulse response of the line at any point in time can be estimated, and the equalization is performed using this complex impulse response. By doing so, even when the impulse response of the line fluctuates, the deterioration of the equalization effect can be suppressed and a good error rate can be achieved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例におけるデータ受信装置の概
略構成を示すブロック図、第2図は従来のデータ受信装
置の概略構成を示すブロック図である。 12、o〜12.M−1・・・インパルス応答推定器、
18・・・インパルス応答推定回路、19・・・等花器
FIG. 1 is a block diagram showing a schematic configuration of a data receiving device according to an embodiment of the present invention, and FIG. 2 is a block diagram showing a schematic configuration of a conventional data receiving device. 12, o~12. M-1...impulse response estimator,
18... Impulse response estimation circuit, 19... etc. Flower vase.

Claims (1)

【特許請求の範囲】[Claims] 時刻の異なる複数のインパルス応答を求める複数のイン
パルス応答推定器と、これら複数のインパルス応答推定
器により求められた複数のインパルス応答から任意の時
点におけるインパルス応答を推定するインパルス応答推
定回路と、このインパルス応答推定回路で推定されたイ
ンパルス応答を用いて等化を行う等化器とを備えたデー
タ受信装置。
A plurality of impulse response estimators that obtain a plurality of impulse responses at different times; an impulse response estimation circuit that estimates an impulse response at any time from the plurality of impulse responses obtained by the plurality of impulse response estimators; A data receiving device comprising an equalizer that performs equalization using an impulse response estimated by a response estimation circuit.
JP7941890A 1990-03-28 1990-03-28 Data receiving device Expired - Lifetime JPH0821888B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7941890A JPH0821888B2 (en) 1990-03-28 1990-03-28 Data receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7941890A JPH0821888B2 (en) 1990-03-28 1990-03-28 Data receiving device

Publications (2)

Publication Number Publication Date
JPH03278723A true JPH03278723A (en) 1991-12-10
JPH0821888B2 JPH0821888B2 (en) 1996-03-04

Family

ID=13689320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7941890A Expired - Lifetime JPH0821888B2 (en) 1990-03-28 1990-03-28 Data receiving device

Country Status (1)

Country Link
JP (1) JPH0821888B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013008347A1 (en) * 2011-07-11 2013-01-17 三菱電機株式会社 Equalization device, reception device and equalization method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013008347A1 (en) * 2011-07-11 2013-01-17 三菱電機株式会社 Equalization device, reception device and equalization method
US8855185B2 (en) 2011-07-11 2014-10-07 Mitsubishi Electric Corporation Equalization device, reception device and equalization method
JP5602307B2 (en) * 2011-07-11 2014-10-08 三菱電機株式会社 Equalizer, receiver, and equalization method

Also Published As

Publication number Publication date
JPH0821888B2 (en) 1996-03-04

Similar Documents

Publication Publication Date Title
JP2697405B2 (en) Equalizer for linear modulation signal
EP0541225B1 (en) Equalizer for data receiver apparatus
JP4694750B2 (en) Method, receiver, and system for whitening signal disturbance in communication signal
JP3033308B2 (en) Synthetic diversity receiver
US6990142B2 (en) Process and device for estimating the impulse response of an information transmission channel, in particular for a cellular mobile telephone
JPH11508113A (en) Equalizer with extended channel estimation for receiver in digital transmission equipment
CA2113919A1 (en) Maximum likelihood sequence estimator and maximum likelihood sequence estimation method
US5272726A (en) Blind type sequence estimator for use in communications system
JPH077461A (en) Equalization method of received signal
JP2001507888A (en) Apparatus, method and computer program product for sequential maximum likelihood estimation of communication signal using whitening path metric
EP1714449B1 (en) Method and apparatus to perform channel estimation for a communication system
JPH03278723A (en) Data receiver
JP3424723B2 (en) Adaptive equalizer
JPH11127208A (en) Synchronous detection method using pilot symbol and tentative decision data symbol, mobile object communication receiver and interference elimination device
JP3060479B2 (en) Data receiving device
JP3060480B2 (en) Data receiving device
JPH1141115A (en) Digital data demodulating device
JPH03278722A (en) Data receiver
JP2000091965A (en) Equalizer and equalizing method
JP2008521308A (en) Interference suppression in wireless receivers
JPH03278719A (en) Data receiver
JP2690196B2 (en) Maximum likelihood sequence estimator and maximum likelihood sequence estimation method
JPH03278721A (en) Data receiver
JPH07221804A (en) Maximum likelihood sequence estimate device
JPH0758672A (en) Digital adaptive equalizer