JPH03257954A - Input-output device of ic package - Google Patents
Input-output device of ic packageInfo
- Publication number
- JPH03257954A JPH03257954A JP2057735A JP5773590A JPH03257954A JP H03257954 A JPH03257954 A JP H03257954A JP 2057735 A JP2057735 A JP 2057735A JP 5773590 A JP5773590 A JP 5773590A JP H03257954 A JPH03257954 A JP H03257954A
- Authority
- JP
- Japan
- Prior art keywords
- input
- package
- data signal
- signal
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003287 optical effect Effects 0.000 claims abstract description 25
- 238000006243 chemical reaction Methods 0.000 claims abstract description 16
- 230000005540 biological transmission Effects 0.000 claims abstract description 10
- 230000008054 signal transmission Effects 0.000 claims abstract description 6
- 108010076504 Protein Sorting Signals Proteins 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
Abstract
Description
【発明の詳細な説明】
技術分野
本発明は、IC(集積回路)パッケージの入出力装置に
関し、特に高密度ICパッケージの入出力装置に関する
。TECHNICAL FIELD The present invention relates to an input/output device for an IC (integrated circuit) package, and more particularly to an input/output device for a high-density IC package.
背景技術
高密度大容量化の進むメモリ、CPU (中央処理装置
)等の集積回路は、それらの規模の拡大に伴ってICパ
ッケージのピン数が増大している。BACKGROUND ART As integrated circuits such as memories and CPUs (Central Processing Units) are becoming increasingly dense and large in capacity, the number of pins on IC packages is increasing as the scale of these integrated circuits increases.
ところで、ICパッケージには種々の形状のものが存在
し、その代表的なものとしては、第3図に示す如きフラ
ットパッケージが知られている。By the way, there are various shapes of IC packages, and a flat package as shown in FIG. 3 is known as a typical one.
このフラットパッケージでは、ピン・ピッチの縮小化も
あって、第4図に示す如きワイヤボンディングによるI
Cチップのボンディング・パ・ンドCAR配線の端部)
とパッケージ端子との接続の際の自動半田付けに苦労し
ているのが現状である。In this flat package, the pin pitch is reduced, and the I
C chip bonding pad/end of CAR wiring)
At present, it is difficult to perform automatic soldering when connecting terminals and package terminals.
また、ICチップが高密度になってサイズが小さいまま
であっても、外部回路との接続のためのピン数が増え、
結果的に、パッケージサイズの拡大を来すことになる。In addition, even as IC chips become more dense and their size remains small, the number of pins for connection with external circuits increases.
As a result, the package size will increase.
発明の概要
[発明の目的]
そこで、本発明は、ICパッケージのピン数の削減及び
パッケージサイズの縮小化を可能としたICパッケージ
の入出力装置を提供することを目的とする。SUMMARY OF THE INVENTION [Object of the Invention] Accordingly, an object of the present invention is to provide an input/output device for an IC package that allows the number of pins of the IC package to be reduced and the package size to be reduced.
[発明の構成]
本発明によるICパッケージの入出力装置は、内蔵した
ICチップの複数の入出力端子と外部回路との間で信号
の入出力を行なう入出力装置であって、前記ICパッケ
ージに内蔵されかつ前記複数の入出力端子の各々との間
でp(パラレル)⇔s(シリアル)変換しつつ信号の授
受を行なうp−8変換手段と、このp M 5変換手段
と前記外部回路との間での信号の伝送をシリアルデータ
信号列にて行なう信号伝送手段とを備えた構成となって
いる。[Structure of the Invention] An input/output device for an IC package according to the present invention is an input/output device for inputting/outputting signals between a plurality of input/output terminals of a built-in IC chip and an external circuit, a built-in p-8 conversion means for transmitting and receiving signals while converting between p (parallel) and s (serial) between each of the plurality of input/output terminals; and the p-8 conversion means and the external circuit. The structure includes a signal transmission means for transmitting signals between the two in the form of a serial data signal train.
[発明の作用]
本発明によるICパッケージの入出力装置においては、
ICチップの複数の入出力端子の各々との間でp⇔s変
換しつう信号の授受を行なうp⇔s変換手段をICパッ
ケージに内蔵し、このp⇔s変換手段と外部回路との間
での信号の伝送をシリアルデータ信号列にて行なう。[Operation of the invention] In the input/output device for an IC package according to the present invention,
A p⇔s conversion means for transmitting and receiving p⇔s conversion signals between each of the plurality of input/output terminals of the IC chip is built into the IC package, and a The signals are transmitted in the form of a serial data signal train.
実施例 以下、本発明の実施例を図に基づいて詳細に説明する。Example Hereinafter, embodiments of the present invention will be described in detail based on the drawings.
第1図は本発明に係るICパッケージ及びその入出力装
置を示す斜視図、第2図はICパッケージの内部構造を
示す平面図である。第1図及び第2図において、ICパ
ッケージ1には高密度ICチップ2が内蔵されており、
ICパッケージ1と外部回路(図示せず)との間での信
号の伝送は、例えば光伝送手段としての光ケーブル3に
よってシリアルデータ信号列にて行なわれるようになっ
ている。光ケーブル3は光コネクタ4を介してICパッ
ケージlに内蔵の光集積回路(OE I C)5に接続
される。この光集積回路5においては、光信号から電気
信号へ、又電気信号から光信号への変換が行なわれる。FIG. 1 is a perspective view showing an IC package and its input/output device according to the present invention, and FIG. 2 is a plan view showing the internal structure of the IC package. 1 and 2, an IC package 1 has a built-in high-density IC chip 2,
Signals are transmitted between the IC package 1 and an external circuit (not shown) using, for example, an optical cable 3 as an optical transmission means in the form of a serial data signal train. The optical cable 3 is connected via an optical connector 4 to an optical integrated circuit (OE IC) 5 built into an IC package 1. In this optical integrated circuit 5, an optical signal is converted into an electrical signal, and an electrical signal is converted into an optical signal.
光集積回路5とICチップ2の複数の入出力端子との間
には、光集積回路5から供給されるシリアル(s)デー
タ信号をパラレル(p)データ信号に変換してICチッ
プ2の各入力端子に供給するデコーダ回路及びICチッ
プ2の各出力端子から供給されるパラレルデータ信号を
シリアルデータ信号に変換して光集積回路5に供給する
エンコーダ回路を含むマネジメントプロセッサ(MP)
6が設けられている。Between the optical integrated circuit 5 and the plurality of input/output terminals of the IC chip 2, a serial (s) data signal supplied from the optical integrated circuit 5 is converted into a parallel (p) data signal, and each of the IC chips 2 is connected. a management processor (MP) including a decoder circuit supplied to the input terminal and an encoder circuit that converts the parallel data signal supplied from each output terminal of the IC chip 2 into a serial data signal and supplies it to the optical integrated circuit 5;
6 is provided.
このように、ICチップ2の複数の入出力端子と外部回
路との間での信号伝送に関し、従来用いられていたIC
パッケージ1の多数のピンによる機械的な接触あるいは
半田等の合金による電気的接続に代えて、例えば光伝送
手段によるシリアルデータ信号列伝送を用いることによ
り、電源(+/ −/GND)と一部のコントロール信
号に関してのみ従来の電気的接続を用いれば良いだけで
あるため、ICパッケージ1のピン数を大幅に減らすこ
とが可能となり、光集積回路5及びマネジメントプロセ
ッサ6のチップ部の面積を増やしても、従来のものに比
してチップサイズ対パッケージサイズの比を1に近づけ
ることができ、パッケージサイズの縮小化が実現できる
ことになる。In this way, regarding signal transmission between the multiple input/output terminals of the IC chip 2 and external circuits,
Instead of mechanical contact using many pins of the package 1 or electrical connection using an alloy such as solder, for example, by using serial data signal train transmission using optical transmission means, the power supply (+/-/GND) and some parts can be connected. Because it is only necessary to use conventional electrical connections for the control signals of the Also, the ratio of chip size to package size can be brought closer to 1 compared to the conventional one, and the package size can be reduced.
なお、上記実施例においては、シリアルデータ信号列の
伝送を光伝送手段を用いて行なうとしたが、光伝送手段
に限定されるものではなく、要は、ICパッケージ1と
外部回路との間でシリアルデータ信号列を伝送できるも
のであれば良いのである。In the above embodiment, the serial data signal string is transmitted using an optical transmission means, but the transmission means is not limited to the optical transmission means. Any device that can transmit a serial data signal sequence is sufficient.
また、上記実施例では、光集積回路5及びマネジメント
プロセッサ6をICチップ2とは別チップとしたが、マ
ネジメントプロセッサ6のみあるいは両方をICチップ
2内に組み込むことも可能である。Further, in the above embodiment, the optical integrated circuit 5 and the management processor 6 are separate chips from the IC chip 2, but it is also possible to incorporate only the management processor 6 or both into the IC chip 2.
発明の詳細
な説明したように、本発明によるICバッケ−ジの入出
力装置においては、ICチップの複数の入出力端子の各
々との間でpwg変換しつつ信号の授受を行なうp −
+ s変換手段をICパッケージに内蔵し、このp −
+ s変換手段と外部回路との間での信号の伝送をシリ
アルデータ信号列にて行なう構成となっているので、I
Cパッケージのビン数の削減及びパッケージサイズの縮
小化が可能となる。As described in detail, the IC package input/output device according to the present invention transmits and receives signals while performing PWG conversion between each of the plurality of input/output terminals of the IC chip.
+s conversion means is built into the IC package, and this p −
Since the configuration is such that signals are transmitted between the +s conversion means and the external circuit in the form of a serial data signal train, the I
It is possible to reduce the number of bins of the C package and the package size.
第1図は本発明に係るICパッケージ及びその入出力装
置を示す斜視図、第2図はIcパッケージの内部構造を
示す平面図、第3図はフラットパッケージICの平面図
、第4図はワイヤボンディングによるパッケージ端子と
の接続の様子を示す平面図である。
主要部分の符号の説明
1・・・・・・ICパッケージ 2・・・・・・IC
チップ3・・・・・・光ケーブル 5・・・・・
・光集積回路6・・・・・・マネジメントプロセッサ第
257Fig. 1 is a perspective view showing an IC package and its input/output device according to the present invention, Fig. 2 is a plan view showing the internal structure of the IC package, Fig. 3 is a plan view of a flat package IC, and Fig. 4 is a wire FIG. 3 is a plan view showing connection with package terminals by bonding. Explanation of symbols of main parts 1...IC package 2...IC
Chip 3... Optical cable 5...
・Optical integrated circuit 6...Management processor No. 257
Claims (3)
路との間で信号の入出力を行なうICパッケージの入出
力装置であって、 前記ICパッケージに内蔵されかつ前記複数の入出力端
子の各々との間でp(パラレル)⇔s(シリアル)変換
しつつ信号の授受を行なうp⇔s変換手段と、 前記p⇔s変換手段と前記外部回路との間での信号伝送
をシリアルデータ信号列にて行なう信号伝送手段とを備
えたことを特徴とする入出力装置。(1) An input/output device for an IC package that inputs/outputs signals between a plurality of input/output terminals of a built-in IC chip and an external circuit, the input/output device being built in the IC package and of the plurality of input/output terminals. a p⇔s conversion means for transmitting and receiving signals while performing p (parallel)⇔s (serial) conversion between each; and a serial data signal for signal transmission between the p⇔s conversion means and the external circuit. 1. An input/output device characterized by comprising: means for transmitting signals in columns.
の伝送を光信号で行なう光伝送手段と、前記光伝送手段
と前記p⇔s変換手段との間において光信号と電気信号
との変換を行なう光一電気変換手段とからなることを特
徴とする請求項1記載の入出力装置。(2) The signal transmission means includes an optical transmission means for transmitting the serial data signal string using an optical signal, and a conversion between the optical signal and the electrical signal between the optical transmission means and the p⇔s conversion means. 2. The input/output device according to claim 1, further comprising optical-to-electrical conversion means.
んだことを特徴とする請求項1記載の入出力装置。(3) The input/output device according to claim 1, wherein the p⇔s conversion means is incorporated into the IC chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2057735A JPH03257954A (en) | 1990-03-08 | 1990-03-08 | Input-output device of ic package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2057735A JPH03257954A (en) | 1990-03-08 | 1990-03-08 | Input-output device of ic package |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03257954A true JPH03257954A (en) | 1991-11-18 |
Family
ID=13064175
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2057735A Pending JPH03257954A (en) | 1990-03-08 | 1990-03-08 | Input-output device of ic package |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03257954A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63242685A (en) * | 1987-03-31 | 1988-10-07 | 株式会社東芝 | Integrated circuit card |
-
1990
- 1990-03-08 JP JP2057735A patent/JPH03257954A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63242685A (en) * | 1987-03-31 | 1988-10-07 | 株式会社東芝 | Integrated circuit card |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10665579B2 (en) | Chip package assembly with power management integrated circuit and integrated circuit die | |
US6410983B1 (en) | Semiconductor device having a plurality of multi-chip modules interconnected by a wiring board having an interface LSI chip | |
US6752539B2 (en) | Apparatus and system for providing optical bus interprocessor interconnection | |
US8554977B2 (en) | Integrated circuits for accessing USB device | |
US6465336B2 (en) | Circuit and method for providing interconnections among individual integrated circuit chips in a multi-chip module | |
JPS6342854B2 (en) | ||
EP0720232A4 (en) | Multi-chip module | |
US7589414B2 (en) | I/O Architecture for integrated circuit package | |
US20070176632A1 (en) | Integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package | |
US10249596B1 (en) | Fan-out in ball grid array (BGA) package | |
US20070195505A1 (en) | Memory module device | |
JPH03257954A (en) | Input-output device of ic package | |
CN108733615B (en) | Apparatus and method for multiplexing multipath multimode data transmission | |
US20080116585A1 (en) | Multi-chip structure | |
JP2590857B2 (en) | Optical gate array | |
JP3553403B2 (en) | High-speed signal processor | |
JP4983065B2 (en) | Semiconductor device | |
US20020175398A1 (en) | Slot apparatus for programmable multi-chip module | |
CN216387479U (en) | Photoelectric conversion module | |
JPS58169949A (en) | Semiconductor device | |
JPH03225932A (en) | Ic chip | |
KR20050071825A (en) | Semiconductor device package including sub-packages therein | |
JPS58184735A (en) | Integrated circuit chip | |
JP2502994Y2 (en) | Semiconductor integrated circuit device | |
KR100505357B1 (en) | Semiconductor package |