JPH03205966A - Brightness correction circuit - Google Patents

Brightness correction circuit

Info

Publication number
JPH03205966A
JPH03205966A JP1270135A JP27013589A JPH03205966A JP H03205966 A JPH03205966 A JP H03205966A JP 1270135 A JP1270135 A JP 1270135A JP 27013589 A JP27013589 A JP 27013589A JP H03205966 A JPH03205966 A JP H03205966A
Authority
JP
Japan
Prior art keywords
signal
parabolic
transistor
video
horizontal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1270135A
Other languages
Japanese (ja)
Inventor
Dae Nyon Kim
金 大年
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung SDI Co Ltd
Original Assignee
Samsung Electron Devices Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR2019880016973U external-priority patent/KR910007196Y1/en
Priority claimed from KR2019880017185U external-priority patent/KR910007197Y1/en
Application filed by Samsung Electron Devices Co Ltd filed Critical Samsung Electron Devices Co Ltd
Publication of JPH03205966A publication Critical patent/JPH03205966A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/57Control of contrast or brightness

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)
  • Television Receiver Circuits (AREA)
  • Processing Of Color Television Signals (AREA)
  • Details Of Television Scanning (AREA)

Abstract

PURPOSE: To make the luminance distribution on a whole screen uniform by correcting a grid voltage supplied to the first grid of a cathod ray tube for the periods of horizontal deflected signals and vertical deflected signals. CONSTITUTION: Vertical and horizontal signals respectively impressed through vertical and horizontal signal input terminals 20 and 30 are supplied to the first grid terminal of a cathode ray tube 90 after the signals are synthesized to one parabolic signal through a parabolic signal generating section 40 and amplified by means of an amplifying section 60. For the starting sections of horizontal and vertical periods, for example, for the left- and top-side peripheral sections of a screen, a grid correcting voltage is made higher, and, for the central part of the screen, the grid correcting voltage is made lower. For the terminating section of the horizontal and vertical periods, namely, for the right- and bottom-side peripheral section of the screen, the grid correcting voltage is made higher. Therefore, the quality of pictures displayed on the screen of a cathod ray tube can be improved, because the luminance on the whole screen of the cathod ray tube becomes uniform and a noise phenomenon which is caused by a luminance difference in the peripheral section can be eliminated.

Description

【発明の詳細な説明】 本発明は輝度補正回路に関するにして特に、第1グリッ
ド電圧および映像信号の利得を補正してカラーブラウン
菅の全体画面にて同一の輝度を持つようにする輝度補正
回路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a brightness correction circuit, and particularly relates to a brightness correction circuit that corrects the first grid voltage and the gain of a video signal so that the entire screen of a color brown tube has the same brightness. It is related to.

一般にカラーブラウン菅が高精細化し、ブラウン菅の画
面が大型化するにつれてカラーブラウン菅画面の中央部
と周辺部間に生ずる色純度差を除去して輝度を補正する
目的にて画面の中央部から周辺部に行くにつれてR.G
.B.%l光体の間にあるブラックマトリス(blac
k matrix)部分が次第に広がる構造になついて
る。
In general, as the resolution of color brown tubes becomes higher and the screen size of brown tubes becomes larger, color brown tubes are used to remove the difference in color purity that occurs between the center and the periphery of the screen and correct the brightness. As you go to the periphery, R. G
.. B. %lThe black matrix (blac) between the light bodies
k matrix) has a structure in which the part gradually expands.

従って、カラーブラウン菅のカソード(cathode
)に映像信号を供給してカラーブラウン菅を駆動すると
きに、映像信号の利得は水平偏向信号と垂直偏向信号の
任意周期内にて変動が無い一定の値を持っているので前
述したが如き画面構造を持っているカラーブラウン菅の
画面全域に同一なビーム( beam)電流で白色のラ
スター( raster)を表示するとき画面周辺部の
輝度は画面中央部の輝度に比べ低下する。
Therefore, the color brown tube cathode
) to drive the color brown tube, the gain of the video signal has a constant value that does not fluctuate within any period of the horizontal deflection signal and the vertical deflection signal, so it is as described above. When a white raster is displayed on the entire screen of a color brown tube having a screen structure using the same beam current, the brightness at the periphery of the screen is lower than the brightness at the center of the screen.

この様に、カラーブラウン菅画面の周辺部が第l図にて
例示したように中央部よりも輝度が低下するにつれて周
辺部が暗くなって画面の一部が惚けて見える現象が現れ
て画質が劣る欠点があった。
As shown in Figure 1, as the brightness of the peripheral part of the color brown screen decreases compared to the central part, a phenomenon appears in which the peripheral part becomes darker and a part of the screen appears blurred, resulting in a decrease in image quality. It had some disadvantages.

本発明は上記せる従来の問題点を解決するがために考案
されたもので、カラーブラウン菅の駆動においてカラー
ブラウン菅画面の中央部を基準にして垂直方向と水平方
向の周辺部に行くに連れて画面の輝度が次第に低下する
現象を解決してブラウン菅の全体画面の輝度分布が均一
にする輝度補正回路を提供するのにその目的がある。
The present invention was devised to solve the above-mentioned conventional problems, and in driving the color brown tube, the color brown tube is moved from the center of the screen to the periphery in the vertical and horizontal directions. The purpose of the present invention is to provide a brightness correction circuit that solves the phenomenon in which the brightness of the screen gradually decreases and makes the brightness distribution of the entire screen of a brown screen uniform.

前記の目的を達成するが為の技術的手段として、本発明
はブラウン菅の第1グリッドに提供されるグリッド電圧
を水平偏向信号と垂直偏向信号の周期につれて補正して
水平、垂直周期の開始部分、例えば画面の左側および上
側の周辺部にはグリッド補正電圧を大きく、同時に画面
の中央部にはグリッド補正電圧を低<シ、また水平、垂
直周期の終結部分、即ち画面右側および下側の周辺部は
グリッド補正電圧を大きくする輝度補正回路を特徴とす
る。
As a technical means to achieve the above object, the present invention corrects the grid voltage provided to the first grid of the Brownian tube according to the period of the horizontal deflection signal and the vertical deflection signal, so as to correct the grid voltage provided to the first grid of the Brownian tube at the beginning of the horizontal and vertical periods. For example, the grid correction voltage is set high at the left and upper periphery of the screen, and at the same time, the grid correction voltage is set at a low value at the center of the screen. The part is characterized by a brightness correction circuit that increases the grid correction voltage.

上記の目的を達成するが為の他の技術的手段として、本
発明はカラーブラウン菅に提供される映像信号の利得を
水平偏向信号と垂直偏向信号の周期につれて補正して水
平、垂直周期の開始部分、例えば画面の左側および上側
の周辺部は映像信号の利得を大き<シ、同時に画面の中
央部は映像信号の利得を低<シ、また水平、垂直周期の
終結部分、即ち画面右側および下側の周辺部は映像信号
の利得を大きくする輝度補正回路を特徴とする。
As another technical means to achieve the above object, the present invention corrects the gain of the video signal provided to the color brown tube according to the period of the horizontal deflection signal and the vertical deflection signal, so that For example, the left side and upper periphery of the screen have a high gain of the video signal, while the center of the screen has a low gain of the video signal, and the final parts of the horizontal and vertical periods, such as the right side and bottom of the screen, have a high gain of the video signal. The side peripheral portion features a brightness correction circuit that increases the gain of the video signal.

以下添付せる図面によって本発明の実施例を通じて具体
的に叙述する。
Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.

第2A図および第2B図は本発明による輝度補正回路の
l実施例と他の実施例を表した回路ブロック図にして、
受像機の映像検波器(図示省略)から出力されたカラー
合成映像信号(明度信号、色度信号、同期信号およびカ
ラーバースト(burst )信号を含む)を必要な大
きさまで増幅し、同期回路だとか帯域増幅回路に信号分
配をし、文色信号と輝度信号の帯域幅の差異による遅延
時間の補正と直流分の再生および高城特性を補償した映
像増幅回路(図示省略)から提供される映像信号がブラ
ウン菅ドライバーおよび映像出力部を通じてブラウン菅
のカソードに提供される。
FIGS. 2A and 2B are circuit block diagrams showing one embodiment and other embodiments of the luminance correction circuit according to the present invention,
A synchronization circuit amplifies the color composite video signal (including brightness signal, chromaticity signal, synchronization signal, and color burst signal) output from the receiver's video detector (not shown) to the required size. The video signal provided by the video amplifier circuit (not shown) that distributes the signal to the band amplifier circuit, corrects the delay time due to the difference in the bandwidth of the color signal and the luminance signal, regenerates the DC component, and compensates for the Takagi characteristic. It is provided to the cathode of the brown tube through the brown tube driver and the video output section.

上記第2A図にて図示したように、垂直/水平信号入力
端子(21))(30)を各々通じて印加される垂直信
号と水平信号はパラボラ信号発生部(40)を介して一
つのパラボラ信号に合成した後、増幅部(60)から増
幅されてブラウン菅(9o)の第1グリッド端子に提供
される。
As shown in FIG. 2A above, the vertical signal and horizontal signal applied through the vertical/horizontal signal input terminals (21) and (30) are converted into one parabolic signal via the parabolic signal generator (40). After being combined into a signal, the signal is amplified by the amplifier (60) and provided to the first grid terminal of the Brown tube (9o).

前記の垂直信号入力端子(21))と水平信号入力端子
(30)は各々通常的なブラウン菅の垂直偏向回路と水
平偏向回路にて接続する。第2B図にて図示甘しが如く
、前記映像信号は映像信号入力端子(10)を通じて映
像信号利得補正部(50にて利得が補正された後、増幅
部(60)により増幅されてブラウン菅ドライバー(7
0)に提供される。
The vertical signal input terminal (21) and the horizontal signal input terminal (30) are connected by a conventional Brownian vertical deflection circuit and horizontal deflection circuit, respectively. As shown in FIG. 2B, the video signal is passed through the video signal input terminal (10), the gain is corrected in the video signal gain correction section (50), and then amplified by the amplifier section (60). Driver (7
0).

前記利得補正部(50)にて映像信号を利得補正する手
段は端子(21))を通じて印加された垂直信号と、端
子(30)を通じて印加された水平信号を入力とするパ
ラボラ信号発生部(4o)であり、このバニポラ信号発
生部(40)は各々の垂直、水平信号をパラボラ波形信
号に変形させた後一つのパラボラ信号に合成させて合成
パラボラ信号を前記の映像信号利得補正部(50)に提
供する。
The means for gain correcting the video signal in the gain correction section (50) includes a parabolic signal generation section (4o) which receives the vertical signal applied through the terminal (21) and the horizontal signal applied through the terminal (30). ), this vanipolar signal generation section (40) transforms each vertical and horizontal signal into a parabolic waveform signal, synthesizes it into one parabolic signal, and sends the synthesized parabolic signal to the video signal gain correction section (50). Provided to.

このような構成の本発明の1実施例の詳細回路図である
第3A図にて、パラボラ信号発生部(4o)では、端子
(21)}を通じて入力された垂直偏向周期による信号
が垂直偏向コイル(L1)を介してから、ブローキング
ダイオード(D1)を通じて増幅部(GO)に印加され
、端子(30)を通じ入力された水平偏向周期による水
平信号が水平偏向コイル(L2)を介して抵抗(R2)
およびブローキングダイオーP (D2)を通じて前記
増幅部(60)に印加されるのがわかる。
In FIG. 3A, which is a detailed circuit diagram of one embodiment of the present invention having such a configuration, in the parabolic signal generating section (4o), a signal according to the vertical deflection period inputted through the terminal (21) is transmitted to the vertical deflection coil. (L1), then applied to the amplifier (GO) through the blocking diode (D1), and the horizontal signal according to the horizontal deflection period input through the terminal (30) is passed through the horizontal deflection coil (L2) to the resistor ( R2)
It can be seen that the voltage is applied to the amplification section (60) through the blocking diode P (D2).

また、前記垂直偏向コイル(L1)とダイオード(D1
)の接続端には直列連結されたコンデンサー(C1)と
接地された抵抗(R1)が連結されているので垂直信号
が第4図(a)のようなパラボラ波形に変換され、前記
水平偏向コイル(L2)と抵抗(R)間の接続点には接
地されたコンデンサー(C2)と連結されているので水
平信号が第4v4(b)のようなパラボラ波形に変換さ
れて、このような垂直あるいは水平偏向のパラボラ信号
は偏向周期と一致する。前記合成されたパラボラ信号は
第3A図にて図示したが如くコンデンサー(C3)、バ
イアス抵抗(R5)を介して増幅用トランジスター(Q
1)のベースに印加され、このトランジスター(Q1)
のコレクタ一には前記信号の位相が反転されて現れ2次
増幅用トランジスター(Q2)のベースに印加され、前
記トランジスター(Q2)のエミッターにはベースに印
加された信号と位相が同じ増幅信号が出力されてコンデ
ンサー(C4)を通じてブラウン菅(90)の第一グリ
ッドに提供される。ここで、抵抗(R6)〜(R8)は
バイアス抵抗であり、抵抗(R3,R4)は分圧抵抗に
利用する。
In addition, the vertical deflection coil (L1) and the diode (D1
) is connected to a series-connected capacitor (C1) and a grounded resistor (R1), so the vertical signal is converted into a parabolic waveform as shown in Figure 4(a), and the horizontal deflection coil Since the connection point between (L2) and the resistor (R) is connected to a grounded capacitor (C2), the horizontal signal is converted into a parabolic waveform like 4v4(b), and the vertical or The horizontal deflection parabolic signal coincides with the deflection period. The synthesized parabolic signal is passed through a capacitor (C3) and a bias resistor (R5) to an amplification transistor (Q) as shown in FIG. 3A.
1) is applied to the base of this transistor (Q1)
The phase of the signal is inverted and applied to the collector of the transistor (Q2), and the amplified signal having the same phase as the signal applied to the base is applied to the emitter of the transistor (Q2). It is outputted and provided to the first grid of the Brown tube (90) through the capacitor (C4). Here, the resistors (R6) to (R8) are bias resistors, and the resistors (R3, R4) are used as voltage dividing resistors.

即ち、合成パラボラ信号がトランジスター(Q1)のベ
ースに印加されるにつれてトランジスター(Q1)のコ
レクター一エミッターのバイアス圧が変換され同時にト
ランジスター(Q2)のベースに印加される合成パラボ
ラ信号が増幅されてトランジスター(Q2)のエミッタ
ーにて出力されるが、この信号は第1グリッドに提供さ
れる電圧(VG1)共にブラウン菅の第1グリッドに提
供される。
That is, as the synthesized parabolic signal is applied to the base of the transistor (Q1), the collector-emitter bias pressure of the transistor (Q1) is converted, and at the same time, the synthesized parabolic signal applied to the base of the transistor (Q2) is amplified and the bias voltage of the transistor (Q1) is amplified. (Q2), this signal is provided to the first grid of the Brown tube together with the voltage (VG1) provided to the first grid.

また、上記の如き構成にてなる本発明の他の実施例の詳
細回路図である第3図Bを見れば、パラボラ信号発生1
1B(40)では端子(21))を通じて入力された垂
直偏向周期による垂直信号が垂直偏向コイル(L1)を
通じた後ブローキングダイオード(D1)を介して積分
回路に印加され、端子(30)を通じて入力された水平
偏向周期による水平信号が水平偏向コイル(L2)を通
じた後可変抵抗(VR)、プロッキングダイオード(D
2)を通じて積分回路に印加されるのがわかる。
Moreover, if we look at FIG. 3B, which is a detailed circuit diagram of another embodiment of the present invention having the above-mentioned configuration, we can see that the parabolic signal generation 1
In 1B (40), a vertical signal based on the vertical deflection period inputted through the terminal (21) passes through the vertical deflection coil (L1), is applied to the integrating circuit via the blocking diode (D1), and is applied to the integrating circuit through the terminal (30). After the horizontal signal according to the input horizontal deflection period passes through the horizontal deflection coil (L2), it is connected to a variable resistor (VR) and a blocking diode (D
It can be seen that the voltage is applied to the integrating circuit through 2).

そして、また端子(IO)を通じて入力される映像信号
を前記の合成パラボラ信号に利得補正されるようにする
映像信号利得補正部(50)は合成パラボラ信号を印加
する映像信号利得補正制御用トランジスター(Q4)と
、このトランジスター(Q4)のべ一スに印加される合
成パラボラ信号によりコレクター一エミッター電圧を変
化させて映像信号の利得を補正するトランジスター(Q
3)およびバイアス抵抗(R10)〜(R14)にて構
成されている。
The video signal gain correction unit (50), which allows the video signal input through the terminal (IO) to be gain-corrected to the synthetic parabolic signal, is configured to include a video signal gain correction control transistor (50) to which the synthetic parabolic signal is applied. Q4) and a transistor (Q4) that corrects the gain of the video signal by changing the collector-emitter voltage by a synthesized parabolic signal applied to the base of this transistor (Q4).
3) and bias resistors (R10) to (R14).

従って、パラボラ信号発生部(40)の積分回路は垂直
、水平偏向の二つのパラボラ信号を第4図(C)の波形
のように合成して映像信号利得補正部(50)に印加さ
れる。
Therefore, the integrating circuit of the parabolic signal generating section (40) synthesizes the two parabolic signals of vertical and horizontal deflection as shown in the waveform of FIG. 4(C), and applies the synthesized signal to the video signal gain correcting section (50).

即ち、合成パララボラ信号がトランジスター(Q4)の
ベースに印加するにつれてトランジスター(Q4)のコ
レクター一エミッターバイアス電圧が変化され同時にト
ランジスター(Q3)のベースに印加される映像信号の
利得が補正されてトランジスタ−(Q3)のコレクター
には利得が補正された映像信号が出力されるので、この
信号(第4図(D))は合成パラボラ信号(第4図(C
))の反転された位相を持つ。
That is, as the synthesized parabolic signal is applied to the base of the transistor (Q4), the collector-emitter bias voltage of the transistor (Q4) is changed, and at the same time, the gain of the video signal applied to the base of the transistor (Q3) is corrected. Since the gain-corrected video signal is output to the collector of (Q3), this signal (Fig. 4 (D)) is a composite parabolic signal (Fig. 4 (C)
)) with inverted phase.

即ち、映像信号の利得が垂直、水平偏向信号の任意周期
内にて変動が無い一定な値を持つようにするのではなく
垂直、水平偏向信号の周期により映像信号の利得および
グリッド電圧を補正するようにして、水平または垂直周
期の開始および終結分である周辺部は大きく補償され、
中央部分である水平又は垂直周期の中央部は低く補償さ
れるようにしたものである。
That is, instead of making the gain of the video signal have a constant value without fluctuation within any period of the vertical and horizontal deflection signals, the gain of the video signal and the grid voltage are corrected according to the period of the vertical and horizontal deflection signals. In this way, the periphery, which is the beginning and end of a horizontal or vertical period, is largely compensated,
The central portion of the horizontal or vertical period is compensated low.

このように、利得が補正された映像信号はトランジスタ
ー(Q5)、(Q6)および(Q7)が逐次連結されて
いる増幅部(60)により3段増幅される。前記増幅さ
れた利得補正の映像信号はブラウン菅ドライパー(70
 L映像出力部(80)を通じてブラウン菅(90〉の
カソードに提供され全体画面にて同一な輝度を持つよう
になる。
In this way, the gain-corrected video signal is amplified in three stages by the amplifier section (60) in which transistors (Q5), (Q6), and (Q7) are successively connected. The amplified gain-corrected video signal is passed through a Brownian dryer (70
The light is supplied to the cathode of the brown tube (90) through the L video output section (80), so that the entire screen has the same brightness.

また、前述の第1グリッド電圧(VG1)調節方法にお
いてブラウン菅周辺部はグリッド電圧(VG1)が高ま
って輝度を高め、ブラウン菅中央部はグリッド電圧(V
G1)が低くなり輝度を低くするので大型ブラウン菅の
全体画面にて同一な輝度を持つようにする。
In addition, in the first grid voltage (VG1) adjustment method described above, the grid voltage (VG1) increases in the peripheral part of the brown tube to increase the brightness, and the grid voltage (VG1) increases in the central part of the brown tube.
Since G1) is low and the brightness is lowered, the entire screen of the large brown tube should have the same brightness.

以上にて説明したが如く本発明によれば、ブラウン菅の
画面全体に同一な輝度を持つようにして周辺部の輝度差
にて生ずる雑音現象が除去されるので画質を改善するこ
とができる。
As described above, according to the present invention, the image quality can be improved because the entire brown screen screen has the same brightness and the noise phenomenon caused by the difference in brightness in the peripheral area is removed.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明を説明するが為の図面にして、ラスター
をディスプレーさせる時、輝度がスクリーンの中央部よ
りも周辺部において低下せるを例示せる図、第2A図は
本発明による1実施例の輝度補正回路のブロック図、第
2B図は本発明による他の実施例の輝度補正回路のブロ
ック図、第3A図は第2A図による詳細回路図、第3B
図は第2B図による詳細回路図、第4図は第3図の重要
部分出力信号波形図。 IO・・・映像信号入力端子 21)・・・垂直信号入力端子 30・・・水平信号入力端子 40・・・パラボラ信号発生部 50・・・映像信号利得補正部 60・・・増幅部 21)・・・ブラウン菅ドライバー 80・・・映像出力部 90・・・ブラウン菅 他1名 号 手続補正書 (方式) (特許庁審査官 1.事件の表示 平成1年 2.発明の名称 特 許 270135 輝度補正回路 3. 4. 補正をする者 事件との関係 名称
FIG. 1 is a diagram for explaining the present invention, and is a diagram illustrating that when displaying raster, the brightness is lower at the periphery than at the center of the screen, and FIG. 2A is an example of an embodiment according to the present invention. FIG. 2B is a block diagram of a brightness correction circuit according to another embodiment of the present invention, FIG. 3A is a detailed circuit diagram according to FIG. 2A, and FIG. 3B is a block diagram of a brightness correction circuit according to another embodiment of the present invention.
The figure is a detailed circuit diagram according to FIG. 2B, and FIG. 4 is a waveform diagram of important parts of the output signal in FIG. 3. IO...Video signal input terminal 21)...Vertical signal input terminal 30...Horizontal signal input terminal 40...Parabolic signal generation section 50...Video signal gain correction section 60...Amplification section 21) ...Brown Suga driver 80...Video output section 90...Brown Suga et al. Procedural amendment (method) (Patent Office examiner 1. Display of case 1999 2. Name of invention Patent 270135 Luminance Correction circuit 3. 4. Name of the person making the correction in relation to the case

Claims (6)

【特許請求の範囲】[Claims] (1)映像増幅回路にて提供される映像信号がブラウン
菅ドライバー(70)、映像出力部(80)を介してブ
ラウン菅(90)のカソードに提供される映像受信回路
に於いて、垂直偏向信号と水平偏向信号を各々のパラボ
ラ信号に変換した後一つのパラボラ信号に合成させるパ
ラボラ信号発生部(40)と、前記合成されたパラボラ
信号を段階的に増幅して前記のブラウン菅(90)の第
1グリッドに提供する増幅部(60)にて構成されるの
を特徴とする輝度補正回路。
(1) The video signal provided by the video amplifier circuit is provided to the cathode of the Brown tube (90) via the Brown tube driver (70) and the video output section (80). a parabolic signal generator (40) that converts the signal and the horizontal deflection signal into respective parabolic signals and then combines them into one parabolic signal; and a brown tube (90) that amplifies the combined parabolic signal in stages. A brightness correction circuit characterized by comprising an amplifier section (60) provided to a first grid of.
(2)前記パラボラ信号発生部(40)は垂直偏向コイ
ル(L1)から提供される垂直偏向信号がコンデンサー
(C1)、接地した抵抗(R1)を通じて流れ、これは
またブローキングダイオード(D1)を通じて流れるよ
うにし、水平偏向コイル(L2)から提供される水平偏
向信号が接地しているコンデンサー(C2)に流れては
抵抗(R2)、ブローキングダイオードに流れるように
して前記の二つのダイオード(D1)と(D2)から出
力される二つのパラボラ信号を増幅部(60)に提供す
るのを特徴とする第1項の輝度補正回路。
(2) In the parabolic signal generator (40), the vertical deflection signal provided from the vertical deflection coil (L1) flows through a capacitor (C1) and a grounded resistor (R1), which also passes through a blocking diode (D1). The horizontal deflection signal provided from the horizontal deflection coil (L2) flows to the grounded capacitor (C2), then to the resistor (R2), and then to the blocking diode, so that the horizontal deflection signal provided from the horizontal deflection coil (L2) flows through the two diodes (D1). ) and (D2), the brightness correction circuit is characterized in that the two parabolic signals output from (D2) are provided to the amplifier (60).
(3)前記増幅部(60)は、合成されたパラボラ信号
がコンデンサー(C3)、バイアス抵抗(R5)介して
増幅用トランジスター(Q1)のベースに提供され、ト
ランジスター(Q1)のコレクターにては前記信号の位
相が反転して現れ、2次増幅用トランジスター(Q2)
のエミッターにてはトランジスター(Q2)のベースに
印加されたパラボラ信号と位相が同期である増幅信号が
出力されてコンデンサー(C4)を通じてブラウン菅(
90)の第1グリッドに提供されるのを特徴とする第1
項の輝度補正回路。
(3) In the amplification section (60), the synthesized parabolic signal is provided to the base of the amplification transistor (Q1) via a capacitor (C3) and a bias resistor (R5), and is provided to the collector of the transistor (Q1). The phase of the signal appears inverted, and the secondary amplification transistor (Q2)
An amplified signal whose phase is synchronized with the parabolic signal applied to the base of the transistor (Q2) is outputted from the emitter of the transistor (Q2), and is sent to the Brownian tube (
90).
Term brightness correction circuit.
(4)映像増幅回路から提供された映像信号がブラウン
菅ドライバー(70)、映像出力部(80)を介してブ
ラウン菅(90)のカソードに提供される映像受信回路
に於いて、垂直偏向信号と水平偏向信号を各々のパラボ
ラ信号に変換させた後一つのパラボラ信号に合成させる
パラボラ信号発生部(40)と、前記の合成パラボラ信
号による利得制御信号により前記の映像信号を走査周期
と対応するよう利得補正をして出力する映像信号利得補
正部(50)と、前記の利得補正部(50)から出力す
る利得補正された映像信号を段階的に増幅して前記のブ
ラウン菅ドライバー(70)に提供する増幅部(60)
にて構成されるのを特徴とする輝度補正回路。
(4) The video signal provided from the video amplification circuit is supplied to the cathode of the Brown tube (90) via the Brown tube driver (70) and the video output section (80). and a parabolic signal generating unit (40) that converts the horizontal deflection signals into respective parabolic signals and then combines them into one parabolic signal, and a gain control signal based on the combined parabolic signal that causes the video signal to correspond to the scanning period. a video signal gain correction unit (50) that performs gain correction and outputs the video signal, and a stepwise amplification of the gain-corrected video signal output from the gain correction unit (50) and outputs the video signal to the Brown tube driver (70). an amplification unit (60) provided to
A brightness correction circuit characterized by comprising:
(5)前記パラボラ信号発生部(40)は垂直偏向コイ
ル(L1)から提供される垂直偏向信号がコンデンサー
(C1)、接地された抵抗(R1)を通じて流れてはブ
ローキングダイオード(D1)を通じて流れるようにし
、水平偏向コイル(L2)から提供される水平偏向信号
が接地しているコンデンサー(C2)に流れては可変抵
抗(VR)、ブローキングダイオード(D2)に流れる
ようにして、前記の二つのダイオード(D1)と(D2
)にて出力する二つのパラボラ信号を抵抗(R21)と
コンデンサー(C5)にて構成された積分回路により合
成されるようにしたのを特徴とする第4項の輝度補正回
路。
(5) In the parabolic signal generator (40), a vertical deflection signal provided from a vertical deflection coil (L1) flows through a capacitor (C1), a grounded resistor (R1), and then a blocking diode (D1). Then, the horizontal deflection signal provided from the horizontal deflection coil (L2) flows to the grounded capacitor (C2), then to the variable resistor (VR), and then to the blocking diode (D2), thereby achieving the above two conditions. two diodes (D1) and (D2
4. The brightness correction circuit according to item 4, characterized in that the two parabolic signals output from the circuit (2) are synthesized by an integrating circuit composed of a resistor (R21) and a capacitor (C5).
(6)前記映像信号利得補正部(50)が合成パラボラ
信号レベルによってバイアス電圧が変化されて利得補正
制御信号を出力するトランジスター(Q4)と、利得補
正制御信号によって映像信号の利得補正制御信号によっ
て映像信号の利得を補正すると同時に前記のパラボラ信
号位相とは反転されるよう出力するトランジスター(Q
3)およびバイアス抵抗(R10)乃至(R14)にて
構成されたのを特徴とする第4項の輝度補正回路。
(6) The video signal gain correction section (50) includes a transistor (Q4) whose bias voltage is changed according to the combined parabolic signal level and outputs a gain correction control signal, and a transistor (Q4) whose bias voltage is changed according to the combined parabolic signal level and which outputs a gain correction control signal. A transistor (Q
3) and bias resistors (R10) to (R14).
JP1270135A 1988-10-18 1989-10-17 Brightness correction circuit Pending JPH03205966A (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR88-16973 1988-10-18
KR2019880016973U KR910007196Y1 (en) 1988-10-18 1988-10-18 Brightness correction circuit
KR88-17185 1988-10-24
KR2019880017185U KR910007197Y1 (en) 1988-10-24 1988-10-24 Brightness correction circuit

Publications (1)

Publication Number Publication Date
JPH03205966A true JPH03205966A (en) 1991-09-09

Family

ID=26627946

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1270135A Pending JPH03205966A (en) 1988-10-18 1989-10-17 Brightness correction circuit

Country Status (2)

Country Link
JP (1) JPH03205966A (en)
DE (1) DE3934762A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2986642B2 (en) * 1992-05-07 1999-12-06 三菱電機株式会社 Display monitor
EP1370080B1 (en) * 2002-02-08 2011-05-18 Vestel Elektronik AS Apparatus and method for displaying images on a cathode ray tube
US6798155B2 (en) * 2002-05-15 2004-09-28 Lg. Philips Display Co., Ltd. Color image display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50110732A (en) * 1974-02-08 1975-09-01
JPS52112225A (en) * 1976-03-17 1977-09-20 Matsushita Electric Ind Co Ltd Grating correction unit
JPS6157755B2 (en) * 1978-02-02 1986-12-08 Japan Broadcasting Corp

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583022A (en) * 1984-05-31 1986-04-15 Rca Corporation Color picture tube having shadow mask with specific curvature and column aperture spacing
DE3721326A1 (en) * 1987-06-27 1989-01-12 Triumph Adler Ag CONTROL METHOD FOR A PICTURE TUBE WITH DIFFERENTLY THICK WINDOW DISC AND CIRCUIT ARRANGEMENT FOR IMPLEMENTING THE METHOD

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50110732A (en) * 1974-02-08 1975-09-01
JPS52112225A (en) * 1976-03-17 1977-09-20 Matsushita Electric Ind Co Ltd Grating correction unit
JPS6157755B2 (en) * 1978-02-02 1986-12-08 Japan Broadcasting Corp

Also Published As

Publication number Publication date
DE3934762A1 (en) 1990-04-19

Similar Documents

Publication Publication Date Title
FI97513C (en) A dynamic video system that includes automatic contrast and "white stretch" processing blocks
US5519447A (en) Wide aspect television receiver including a correcting waveform signal generator
US5237246A (en) Process and device for adjusting pictures
JPH06105186A (en) Method and circuit for contrast correction of color television signal
JPH03205966A (en) Brightness correction circuit
JPS6212717B2 (en)
KR910007196Y1 (en) Brightness correction circuit
JP2936387B2 (en) Video display
US5526059A (en) White balance correction circuit of a color image receiving tube
US6072540A (en) Brightness control apparatus for video display appliance
US5333019A (en) Method of adjusting white balance of CRT display, apparatus for same, and television receiver
JPH1013848A (en) White balance adjustment system for plasma display panel
KR910007197Y1 (en) Brightness correction circuit
JPH0457279B2 (en)
EP1056275A3 (en) Television apparatus with supplementary kinescope blanking and spot burn protection circuitry
JPS60146591A (en) Dc stabilizer
KR0162199B1 (en) Brightness correction apparatus of a television
KR100263092B1 (en) Display apparatus of revision device to brightness deflection
KR950003168Y1 (en) Lens projection ration compensation circuit of projection apparatus
JPS6117397B2 (en)
JPH1079956A (en) Gamma correcting circuit for color correction
JPS6318210Y2 (en)
JPH04336877A (en) Television receiver
JP2000324508A (en) Display device
JPH05260502A (en) Video signal processing circuit