JPH0319977B2 - - Google Patents

Info

Publication number
JPH0319977B2
JPH0319977B2 JP59081746A JP8174684A JPH0319977B2 JP H0319977 B2 JPH0319977 B2 JP H0319977B2 JP 59081746 A JP59081746 A JP 59081746A JP 8174684 A JP8174684 A JP 8174684A JP H0319977 B2 JPH0319977 B2 JP H0319977B2
Authority
JP
Japan
Prior art keywords
address
directory
virtual
lvs
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59081746A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60225950A (ja
Inventor
Toyofumi Tachibana
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59081746A priority Critical patent/JPS60225950A/ja
Publication of JPS60225950A publication Critical patent/JPS60225950A/ja
Publication of JPH0319977B2 publication Critical patent/JPH0319977B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59081746A 1984-04-25 1984-04-25 仮想記憶制御方式 Granted JPS60225950A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59081746A JPS60225950A (ja) 1984-04-25 1984-04-25 仮想記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59081746A JPS60225950A (ja) 1984-04-25 1984-04-25 仮想記憶制御方式

Publications (2)

Publication Number Publication Date
JPS60225950A JPS60225950A (ja) 1985-11-11
JPH0319977B2 true JPH0319977B2 (enrdf_load_stackoverflow) 1991-03-18

Family

ID=13754998

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59081746A Granted JPS60225950A (ja) 1984-04-25 1984-04-25 仮想記憶制御方式

Country Status (1)

Country Link
JP (1) JPS60225950A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57162162A (en) * 1981-03-27 1982-10-05 Fujitsu Ltd Multiplex virtual space data processing system

Also Published As

Publication number Publication date
JPS60225950A (ja) 1985-11-11

Similar Documents

Publication Publication Date Title
US5802605A (en) Physical address size selection and page size selection in an address translator
US4376297A (en) Virtual memory addressing device
US8799621B2 (en) Translation table control
US4742450A (en) Method to share copy on write segment for mapped files
US4758946A (en) Page mapping system
JPH0552540B2 (enrdf_load_stackoverflow)
US6289432B1 (en) Sharing segments of storage by enabling the sharing of page tables
US5765201A (en) Changing page size in storage media of computer system
Kaehler et al. LOOM—large object-oriented memory for Smalltalk-80 systems
JPH0425579B2 (enrdf_load_stackoverflow)
US4991082A (en) Virtual storage system and method permitting setting of the boundary between a common area and a private area at a page boundary
JP2000227874A (ja) コンピュ―タ・システムにおいてディレクトリ構造を含むメイン・メモリの内容にアドレスするための方法および装置
US5479631A (en) System for designating real main storage addresses in instructions while dynamic address translation is on
JPS6184755A (ja) デ−タ処理システム
JPH0319977B2 (enrdf_load_stackoverflow)
US5873128A (en) Data processing system with dynamic address translation function
GB2221066A (en) Address translation for I/O controller
JPS6220583B2 (enrdf_load_stackoverflow)
JPS6149703B2 (enrdf_load_stackoverflow)
KR0162759B1 (ko) 인텔 처리기의 메모리 관리 유니트를 이용한 확장된 가상주소공간 구축방법
JP2612173B2 (ja) 仮想計算機
JP2618096B2 (ja) キャッシュ管理方法
JPH0343651B2 (enrdf_load_stackoverflow)
JPS5953588B2 (ja) メモリ・インタリ−ブ制御方式
JPH06318179A (ja) 仮想メモリ・システム