JPH0314990U - - Google Patents
Info
- Publication number
- JPH0314990U JPH0314990U JP1989076935U JP7693589U JPH0314990U JP H0314990 U JPH0314990 U JP H0314990U JP 1989076935 U JP1989076935 U JP 1989076935U JP 7693589 U JP7693589 U JP 7693589U JP H0314990 U JPH0314990 U JP H0314990U
- Authority
- JP
- Japan
- Prior art keywords
- switching elements
- switch
- inverter
- inverter device
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001629 suppression Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 12
Landscapes
- Circuit Arrangements For Discharge Lamps (AREA)
Description
第１図はこの考案の第１の実施例のインバータ
装置の構成を示す回路図、第２図はこの考案の第
２の実施例のインバータ装置の構成を示す回路図
、第３図はこの考案の第３の実施例のインバータ
装置の構成を示す回路図、第４図は第３図におけ
る印加電圧抑制回路の具体構成例を示す回路図、
第５図はこの考案の第４の実施例のイバータ装置
の構成を示す概略回路図、第６図はこの考案の第
５の実施例のインバータ装置の構成を示す概略回
路図、第７図はこの考案の第６の実施例のインバ
ータ装置の構成を示す概略回路図、第８図はこの
考案の第７の実施例のインバータ装置の構成を示
す概略回路図、第９図はこの考案の第８の実施例
のインバータ装置の構成を示す回路図、第１０図
はインバータ装置の従来例の回路図、第１１図は
第１０図の各部の波形図、第１２図はインバータ
装置の提案例の回路図、第１３図は第１２図の等
価回路図、第１４図はインバータ装置の他の提案
例の回路図である。
Ｑ１，Ｑ２……スイツチング素子、Ａ，Ｂ……
インバータ制御回路、ＬＤ……負荷、Ｒｘ１，Ｒ
ｘ１′……直流抵抗回路、Ｒｘ２……印加電圧抑
制回路、ＳＷ３……スイツチ、Ｑ３，Ｑ３′……
スイツチ、ＤＮ１，ＤＮ２……駆動用電源回路。
FIG. 1 is a circuit diagram showing the configuration of an inverter device according to the first embodiment of this invention, FIG. 2 is a circuit diagram showing the configuration of an inverter device according to the second embodiment of this invention, and FIG. FIG. 4 is a circuit diagram showing a specific configuration example of the applied voltage suppression circuit in FIG. 3;
FIG. 5 is a schematic circuit diagram showing the configuration of an inverter device according to the fourth embodiment of this invention, FIG. 6 is a schematic circuit diagram showing the configuration of an inverter device according to the fifth embodiment of this invention, and FIG. FIG. 8 is a schematic circuit diagram showing the configuration of an inverter device according to a sixth embodiment of this invention. FIG. 9 is a schematic circuit diagram showing the configuration of an inverter device according to a seventh embodiment of this invention. 8 is a circuit diagram showing the configuration of the inverter device according to the embodiment, FIG. 10 is a circuit diagram of a conventional example of the inverter device, FIG. 11 is a waveform diagram of each part of FIG. 10, and FIG. 12 is a proposed example of the inverter device. 13 is an equivalent circuit diagram of FIG. 12, and FIG. 14 is a circuit diagram of another proposed example of an inverter device. Q1 , Q2 ...Switching element, A, B...
Inverter control circuit, LD...Load, Rx 1 , R
x1 '...DC resistance circuit, Rx2 ...applied voltage suppression circuit, SW3 ...switch, Q3 , Q3 '...
Switch, DN1 , DN2 ... Drive power supply circuit.
Claims (1)
グ素子をインバータ制御回路で交互にオンオフ動
作させて負荷に電力供給するインバータ装置にお
いて、 前記インバータ制御回路を不動作にすることに
より前記第１および第２のスイツチング素子をオ
フにする第１のスイツチを設け、前記第１および
第２のスイツチング素子のいずれか一方に並列に
存在する直流抵抗回路を前記第１のスイツチに連
動して前記第１および第２のスイツチング素子の
いずれか一方から切り離す第２のスイツチを設け
たことを特徴とするインバータ装置。 (2) 第１および第２のスイツチング素子のオフ
時に前記第１および第２のスイツチング素子の分
担電圧を均等にする第１および第２の分圧用素子
を前記第１および第２のスイツチング素子にそれ
ぞれ並列接続した請求項(1)記載のインバータ装
置。 (3) 直列接続した第１および第２のスイツチン
グ素子をインバータ制御回路で交互にオンオフ動
作させて負荷に電力供給するインバータ装置にお
いて、 前記インバータ制御回路を不動作にすることに
より前記第１および第２のスイツチング素子をオ
フにする第１のスイツチを設け、前記第１および
第２のスイツチング素子のいずれか一方に並列に
存在する直流抵抗回路と同程度の抵抗値を有する
印加電圧抑制回路と前記第１のスイツチに連動し
てオンとなる第２のスイツチとの直列回路を前記
第１および第２のスイツチング素子のいずれか他
方に並列に接続したことを特徴とするインバータ
装置。 (4) 直列接続した第１および第２のスイツチン
グ素子をインバータ制御回路で交互にオンオフ動
作させて負荷に電力供給するインバータ装置にお
いて、 前記インバータ制御回路を不動作にすることに
より前記第１および第２のスイツチング素子をオ
フにする第１のスイツチを設け、前記第１および
第２のスイツチング素子にそれぞれ並列に存在す
る第１および第２の直流抵抗回路の抵抗値差に対
応した抵抗値を有する印加電圧抑制回路と前記第
１のスイツチに連動してオンとなる第２のスイツ
チの直列回路を前記第１および第２の直流抵抗回
路のいずれか抵抗値の大きい方に並列に接続した
ことを特徴とするインバータ装置。 (5) 直列接続した第１および第２のスイツチン
グ素子を第１および第２のインバータ制御回路で
それぞれ交互にオンオフ動作させて負荷に電力供
給するインバータ装置において、 前記インバータ制御回路を不動作にすることに
より第１および第２のスイツチング素子をオフに
するスイツチを設け、前記第１のスイツチング素
子の両端間の電圧を入力とする第１の駆動用電源
回路と前記第２のスイツチング素子の両端間の電
圧を入力とする第２の駆動用電源回路とを設け、
前記第１の駆動用電源回路から前記第１のインバ
ータ制御回路に給電するとともに、前記第２の駆
動用電源回路から前記第２のインバータ制御回路
に給電したことを特徴とするインバータ装置。[Claims for Utility Model Registration] (1) In an inverter device that supplies power to a load by alternately turning on and off first and second switching elements connected in series by an inverter control circuit, the inverter control circuit is inoperable. A first switch is provided that turns off the first and second switching elements by An inverter device comprising: a second switch that disconnects from either one of the first and second switching elements in conjunction with the inverter. (2) When the first and second switching elements are turned off, first and second voltage dividing elements that equalize the shared voltages of the first and second switching elements are connected to the first and second switching elements. The inverter device according to claim (1), each of which is connected in parallel. (3) In an inverter device that supplies power to a load by alternately turning on and off first and second switching elements connected in series by an inverter control circuit, the first and second switching elements are a first switch for turning off the second switching element; An inverter device characterized in that a series circuit with a second switch that is turned on in conjunction with the first switch is connected in parallel to the other of the first and second switching elements. (4) In an inverter device that supplies power to a load by alternately turning on and off first and second switching elements connected in series by an inverter control circuit, the first and second switching elements are A first switch is provided for turning off the second switching element, and has a resistance value corresponding to a difference in resistance value between first and second DC resistance circuits that are respectively present in parallel with the first and second switching elements. A series circuit of an applied voltage suppression circuit and a second switch that is turned on in conjunction with the first switch is connected in parallel to either the first or second DC resistance circuit, whichever has a larger resistance value. Features of the inverter device. (5) In an inverter device that supplies power to a load by alternately turning on and off first and second switching elements connected in series by first and second inverter control circuits, the inverter control circuit is made inoperable. A switch is provided to turn off the first and second switching elements, and a switch is provided between the first driving power supply circuit, which inputs the voltage across the first switching element, and the second switching element. and a second driving power supply circuit which inputs the voltage of
An inverter device, wherein power is supplied from the first drive power supply circuit to the first inverter control circuit, and power is supplied from the second drive power supply circuit to the second inverter control circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989076935U JP2500688Y2 (en) | 1989-06-27 | 1989-06-27 | Inverter device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989076935U JP2500688Y2 (en) | 1989-06-27 | 1989-06-27 | Inverter device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0314990U true JPH0314990U (en) | 1991-02-14 |
| JP2500688Y2 JP2500688Y2 (en) | 1996-06-12 |
Family
ID=31618852
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989076935U Expired - Lifetime JP2500688Y2 (en) | 1989-06-27 | 1989-06-27 | Inverter device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2500688Y2 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015098942A1 (en) * | 2013-12-27 | 2015-07-02 | ダイキン工業株式会社 | Motor driving device |
| JP2015128358A (en) * | 2013-12-27 | 2015-07-09 | ダイキン工業株式会社 | Power conversion device and motor drive device |
| JP2015128359A (en) * | 2013-12-27 | 2015-07-09 | ダイキン工業株式会社 | Overvoltage protection circuit |
| CN105850031A (en) * | 2013-12-27 | 2016-08-10 | 大金工业株式会社 | Motor driving device |
-
1989
- 1989-06-27 JP JP1989076935U patent/JP2500688Y2/en not_active Expired - Lifetime
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015098942A1 (en) * | 2013-12-27 | 2015-07-02 | ダイキン工業株式会社 | Motor driving device |
| JP2015128358A (en) * | 2013-12-27 | 2015-07-09 | ダイキン工業株式会社 | Power conversion device and motor drive device |
| JP2015128359A (en) * | 2013-12-27 | 2015-07-09 | ダイキン工業株式会社 | Overvoltage protection circuit |
| CN105850031A (en) * | 2013-12-27 | 2016-08-10 | 大金工业株式会社 | Motor driving device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2500688Y2 (en) | 1996-06-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0339389U (en) | ||
| JPH0314990U (en) | ||
| JPS63164336U (en) | ||
| JPH02106659U (en) | ||
| JPH01145091U (en) | ||
| JPH0476185U (en) | ||
| JPH0424787Y2 (en) | ||
| JP2529462Y2 (en) | Drive circuit | |
| JPH0143804Y2 (en) | ||
| JPS6420093U (en) | ||
| JPS62107588U (en) | ||
| JPS63202196U (en) | ||
| JPH03124784U (en) | ||
| JPH0397233U (en) | ||
| JPH0394095U (en) | ||
| JPS61115219U (en) | ||
| JPS6268489U (en) | ||
| JPH0380692U (en) | ||
| JPS59109108U (en) | Plunger drive circuit | |
| JPS6188787A (en) | Pulse width modulation drive circuit | |
| JPS62115785U (en) | ||
| JPS61134135U (en) | ||
| JPH0380691U (en) | ||
| JPS6385924U (en) | ||
| JPH0278344U (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |