JPH02287742A - Nonvolatile memory with storage protecting function - Google Patents

Nonvolatile memory with storage protecting function

Info

Publication number
JPH02287742A
JPH02287742A JP1107515A JP10751589A JPH02287742A JP H02287742 A JPH02287742 A JP H02287742A JP 1107515 A JP1107515 A JP 1107515A JP 10751589 A JP10751589 A JP 10751589A JP H02287742 A JPH02287742 A JP H02287742A
Authority
JP
Japan
Prior art keywords
information
bus
memory
external
nonvolatile memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1107515A
Other languages
Japanese (ja)
Other versions
JPH077367B2 (en
Inventor
Kenzo Urabe
健三 占部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kokusai Electric Corp
Original Assignee
Kokusai Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Electric Corp filed Critical Kokusai Electric Corp
Priority to JP1107515A priority Critical patent/JPH077367B2/en
Publication of JPH02287742A publication Critical patent/JPH02287742A/en
Publication of JPH077367B2 publication Critical patent/JPH077367B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Storage Device Security (AREA)

Abstract

PURPOSE:To eliminate problems regarding reliability control and enable maintenance such as the rewriting of stored information even after the storage by rewriting main information, unlock information, and lock information by using the unlock information and lock information. CONSTITUTION:The nonvolatile memory 1 is stored with the main information to be stored and protected, the unlock information as a key for enabling the main information to be read and written, and the lock information as a key for inhibiting the main information from being read and written, a bus switching circuit 2 switches and connects the memory bus from the nonvolatile memory 1 to an internal bus or an external bus linked with an external circuit, and a storage protecting circuit 3 is provided. The unlock information and lock information on the nonvolatile memory 1 are matched with external unlock information which is inputted from the external bus to enable operation such as rewriting. Consequently, problems regarding maintenance and reliability control are eliminated, information to be protected is enabled to be written and rewritten thereafter optionally, and secure and safe storage protection is realized.

Description

【発明の詳細な説明】 (発明の属する技術分野) 本発明は、任意の処理装置に用いられる非公開の情報を
記憶させた不揮発性メモリに関するものであり、特に、
その非公開情報を任意に書き替えができるばかりでなく
、外部からの不正なアクセスを防止した記憶保護機能付
不発揮メモリに関する。
DETAILED DESCRIPTION OF THE INVENTION (Technical field to which the invention pertains) The present invention relates to a non-volatile memory used in any processing device and storing non-public information, and in particular,
The present invention relates to a non-performable memory with a memory protection function that not only allows the private information to be rewritten arbitrarily but also prevents unauthorized access from outside.

(従来の技術) 電源をOFFにしても記憶が保護される不発揮メモリと
して、例えばIcメモリの場合、その生産段階で必要な
アクセスを行って所定の非公開情報を記憶させた後、I
Cピンの切断や内部に特設したヒユーズの溶断等の手段
により外部からのアクセスを可能とする制御信号線を切
断し、記憶情報への外部からのアクセスを不能とする等
の方法が用いられている。
(Prior art) In the case of IC memory, for example, which is a non-volatile memory whose memory is protected even when the power is turned off, after the necessary access is made at the production stage and predetermined private information is stored,
Methods such as cutting the C pin or blowing out a special internal fuse are used to cut the control signal line that allows access from the outside, making it impossible to access the stored information from the outside. There is.

しかし、このような従来の方法では、生産完了後の記憶
情報の書き替え等の操作が全く不能となり、その一部を
変更したい場合が生じても変更手段がなく、新たに生産
しなければならない等保守上の問題が生ずる。また、I
Cピンやヒユーズの切断作業の信頼度を管理する必要が
あるなどの問題点がある。
However, with such conventional methods, operations such as rewriting the stored information after production is completed are completely impossible, and even if a part of the information needs to be changed, there is no means to change it and a new product must be produced. etc., maintenance problems arise. Also, I
There are problems such as the need to manage the reliability of the C-pin and fuse cutting operations.

(発明の目的) 本発明の目的は、前記従来の方法において生ずる保守上
及び信頼度管理上の問題を取り除くとともに、生産完了
後任意に保護対象となる情報の書き込み、書き替えが可
能で、かつ、確実にして安全な記憶保護の手段を有する
記憶保護機能付不揮発性メモリを提供することにある。
(Object of the Invention) The object of the present invention is to eliminate maintenance and reliability management problems that occur in the conventional method, and to enable writing and rewriting of information to be protected at will after production is completed. The object of the present invention is to provide a nonvolatile memory with a memory protection function that has reliable and safe memory protection means.

(発明の構成および作用) 〔構 成〕 本発明による記憶保護機能付不揮発性メモリは、記憶保
護対象となる主情報と該主情報の読み書きを可能にする
鍵となる予め定められた開鍵情報と該主情報の読み書き
を禁止する鍵となる開鍵情報とを記憶する不揮発性メモ
リと、 該不揮発性メモリからのメモリバスを内部バス又は外部
回路に通ずる外部バスのいずれかに切替え接続するバス
切替回路と、 前記内部バスと外部バスに接続され、予め定められた間
断内部情報を固定記憶する記憶部を有し、電源投入のと
きに前記メモリバスを前記内部バスに切替え接続して前
記不揮発性メモリから前記開鍵情報と開鍵情報とを読み
出し、該読み出された開鍵情報と前記外部バスから入力
される開溝外部情報とを照合してその両情報が一致した
場合又は該読み出された開鍵情報と前記間断内部情報と
を照合してその両情報が不一致の場合にのみ、前記メモ
リバスを前記外部バスに切替え接続し該外部バスを介し
て外部から前記不揮発性メモリの主情報、開鍵情報及び
開鍵情報の書き替えが行い得るように制御を行う記憶保
護回路とを備えたことを特徴とするものである。
(Structure and operation of the invention) [Structure] The nonvolatile memory with a memory protection function according to the present invention includes main information to be protected and predetermined open key information that is a key to enable reading and writing of the main information. a non-volatile memory that stores the key information and opening key information that prohibits reading and writing of the main information; and a bus that switches and connects the memory bus from the non-volatile memory to either an internal bus or an external bus that connects to an external circuit. a switching circuit, and a storage section connected to the internal bus and the external bus to fixedly store internal information at predetermined intervals, and when the power is turned on, the memory bus is switched to the internal bus and connected to the non-volatile bus. If the read out key information and the open key information input from the external bus are matched, or if the read out key information matches the open key information input from the external bus, or The released open key information and the internal information are compared, and only when the two pieces of information do not match, the memory bus is switched and connected to the external bus, and the non-volatile memory is accessed from the outside via the external bus. The present invention is characterized by comprising a memory protection circuit that performs control so that main information, open key information, and open key information can be rewritten.

以下図面により本発明の詳細な説明する。The present invention will be explained in detail below with reference to the drawings.

第1図は、本発明による記憶保護機能付不揮発性メモリ
の一構成例図である。
FIG. 1 is a diagram showing an example of the configuration of a nonvolatile memory with a memory protection function according to the present invention.

図において、■は不揮発性メモリ、2はバス切替回路、
3は記憶保護回路である。
In the figure, ■ is a nonvolatile memory, 2 is a bus switching circuit,
3 is a memory protection circuit.

〔作 用〕[For production]

第1図に示した構成例に基づく本発明の記憶保護機能付
不揮発性メモリの動作を第2図を用いて以下に詳細に説
明する。
The operation of the nonvolatile memory with memory protection function of the present invention based on the configuration example shown in FIG. 1 will be explained in detail below using FIG. 2.

第2図は、第1図の記憶保護回路3の動作を示すフロー
チャート例であって、第1図に示した構成の装置全体へ
の電源投入から記憶保護動作が確定するまでの動作フロ
ーを表している。
FIG. 2 is an example of a flowchart showing the operation of the memory protection circuit 3 shown in FIG. ing.

第2図において、装置に電源が投入(START)され
ると、記憶保護回路3はまずステップ31に入り、バス
切替制御信号BCを用いたバス切替回路2の操作により
メモリバスMBを内部バスIBに切替接続し、外部バス
OBからのメモリバスMBへのアクセスを禁止する。
In FIG. 2, when the power is turned on (START) to the device, the memory protection circuit 3 first enters step 31 and transfers the memory bus MB to the internal bus IB by operating the bus switching circuit 2 using the bus switching control signal BC. and prohibits access to memory bus MB from external bus OB.

次に、ステップ32に進み、メモリバスMBを外部バス
OBに開放する目的、及び、開放せずに閉鎖する目的に
それぞれ使用される予め定められて書き込まれた開鍵情
報及び開鍵情報を不揮発性メモリ1の所定のアドレスか
ら内部バスIBを介して読み出し、これを−時記憶する
Next, the process proceeds to step 32, where the predetermined and written open key information and open key information, which are used for the purpose of opening the memory bus MB to the external bus OB and the purpose of closing the memory bus MB without opening it, are made non-volatile. The data is read from a predetermined address in the data memory 1 via the internal bus IB and stored at - time.

ステップ33では、上記開鍵情報に対応する開溝外部情
報が外部から外部バスOBを介して入力されるのを待つ
。ここで、記憶保護回路3は、外部バスOBからの開鍵
外部情報入力がないときはメモリバスMBへの外部バス
OBからのアクセスが禁止された状態を保持し、上記開
鍵外部情報人力があったときは次のステップ34におい
て前記開鍵情報と開溝外部情報との照合を行い、上記両
情報間に予め定めた規約(例えば完全一致関係2部分一
致関係、特定の関数関係等)が成立する場合はメモリバ
スMBを外部バスOBへ開放するためステップ35へ進
む。
In step 33, the process waits for input of open groove external information corresponding to the above-mentioned key open information from the outside via the external bus OB. Here, the memory protection circuit 3 maintains a state in which access from the external bus OB to the memory bus MB is prohibited when there is no input of unlocking external information from the external bus OB, and the unlocking external information manual input is prohibited. If so, in the next step 34, the open key information is compared with the open groove external information, and it is determined that a predetermined rule (for example, a complete match relationship, a two-part match relationship, a specific function relationship, etc.) is established between the two pieces of information. If it is true, the process advances to step 35 to release the memory bus MB to the external bus OB.

即ち、ステップ35では、バス切替回路2をバス切替制
御信号BCで操作することにより、メモリバスMBを外
部バスOBに切替接続し、外部バスOBからメモリバス
MBへのアクセス禁止を解除してフローを終了する。
That is, in step 35, by operating the bus switching circuit 2 with the bus switching control signal BC, the memory bus MB is switched and connected to the external bus OB, the prohibition of access from the external bus OB to the memory bus MB is canceled, and the flow is started. end.

一方、前記ステップ34での照合において、前記規約が
不成立の場合は、ステップ36へ進む。ここで、記憶保
護回路3の内部に予め固定的に記憶されている間断内部
情報と、不揮発性メモリ1から読み込んだ前記開鍵情報
との照合を行い、上記両情報間に前記と同様の予め定め
た規約が成立する場合は、ステップ31において外部バ
スOBからメモリバスMBへのアクセスを禁止した状態
のままフローを完了する。また、該規約が成立しない場
合は、ステップ35へ進み、前述のようにメモリバスM
Bを外部バスOBに切替接続してメモリバスMBを外部
へ開放してフローを終了する。
On the other hand, in the verification at step 34, if the rule is not satisfied, the process proceeds to step 36. Here, the intermittent internal information fixedly stored in advance inside the memory protection circuit 3 and the above-mentioned open key information read from the non-volatile memory 1 are compared, and the above-mentioned information is If the established rules are satisfied, the flow is completed in step 31 with access from the external bus OB to the memory bus MB being prohibited. If the rule is not established, the process proceeds to step 35, and as described above, the memory bus M
B is switched to the external bus OB, the memory bus MB is opened to the outside, and the flow ends.

なお、第2図に示した動作のフローチャートは一例であ
って、前記照合の順序は第2図とは逆でもよく、少なく
とも、外部バスOBからのメキリバスMBへのアクセス
禁止を解除する動作(ステップ35)に入る条件が、前
記開鍵情報と開鍵外部情報とを照合して規約が成立する
か、若しくは前記開鍵情報と間断内部情報とを照合して
規約が不成立である場合に限られればよい。
Note that the flowchart of the operation shown in FIG. 2 is an example, and the order of the collation may be reversed from that in FIG. 35) The condition for entering is limited to when the agreement is established by comparing the open key information and the open key external information, or the agreement is not established by comparing the open key information and the intermittent internal information. Bye.

以上の動作を行う手段を有する本発明の記憶保護機能付
不揮発性メモリの生産から出荷に至るまでの取扱いと記
憶保護機能の特徴を次に説明する。
The handling from production to shipment of the nonvolatile memory with memory protection function of the present invention having means for performing the above operations and the characteristics of the memory protection function will be described below.

まず、記憶保護回路3に予め定めた間断内部情報を不揮
発の状態で記憶させた保ii!機能付不揮発性メモリの
生産が完了した時点において、不揮発性メモリ1の保護
対象となる情報と開鍵情報の内容が未書込状態で不定で
あっても、電源を投入したとき前記開鍵情報(この時点
では不定)と間断内部情報とが照合された場合、規約が
偶然にも一致する確率は、該両情報の情報量を大きくす
ることにより極めて小さくすることができる。従って、
生産完了時ではほとんど例外なく不揮発性メモリ1のメ
モリバスMBは外部バスOBに切替接続されるので、不
揮発性メモリ1の未書き込みの内容を自由に読み書きす
ることが可能である。
First, the memory protection circuit 3 stores predetermined intermittent internal information in a non-volatile state! Even if the information to be protected and the contents of the open key information in the nonvolatile memory 1 are unwritten and undefined at the time when the production of the functional nonvolatile memory is completed, when the power is turned on, the open key information will be deleted. (undefined at this point) and the intermittent internal information, the probability that the rules coincide by chance can be made extremely small by increasing the amounts of both pieces of information. Therefore,
At the time of completion of production, the memory bus MB of the nonvolatile memory 1 is switched and connected to the external bus OB almost without exception, so that the unwritten contents of the nonvolatile memory 1 can be freely read and written.

次に、所定の記憶保護の対象となる非公開の情報(主情
報)を不揮発性メモリ1の所定のエリアに書き込んだ後
、開鍵情報エリアに非公開の所定の開鍵情報を、また、
開鍵情報エリアには前記間断内部情報と照合して規約が
設立する開鍵情報(公開でもよい)を、それぞれ書き込
み最後に電源を切って出荷に到る。
Next, after writing non-public information (main information) that is subject to predetermined storage protection into a predetermined area of the non-volatile memory 1, predetermined non-public open key information is written in the open key information area.
In the open key information area, open key information (which may be made public) established by the regulations is written by checking with the above-mentioned intermittent internal information.Finally, the power is turned off and the product is shipped.

以上の処置により再び本発明のメモリに電源が投入され
た際には、第2図で説明した動作のフローチャート例に
従い、前記記憶保護回路3は、開鍵情報と照合されて規
約が成立する開鍵外部情報(前回、開鍵情報を書き込ん
だ者のみが知りうる情報)を外部バスOBから人力しな
い限り、開鍵情報の前述の作用によって、メモリバスM
Bの外部バスOBへの接続が禁止されているので、不揮
発性メモリ1の全ての情報は安全に保護されることがわ
かる。
When the power is turned on again to the memory of the present invention through the above procedure, the memory protection circuit 3 checks the open key information and establishes an open key that meets the rules, according to the flowchart example of the operation explained in FIG. Unless key external information (information known only to the person who previously wrote the open key information) is manually input from the external bus OB, the above-mentioned action of the open key information will cause the memory bus M to
It can be seen that since the connection of B to the external bus OB is prohibited, all information in the non-volatile memory 1 is safely protected.

(発明の効果) 以」二詳細に説明したように、本発明によれば、記憶情
報保護のためにICピンやヒュースの切断等の物理的不
可逆処理を用いないので信頼度管理上の問題を解消でき
るばかりでなく、記憶情報の書き替え等の保守が生産完
了後も可能である。
(Effects of the Invention) As described in detail below, according to the present invention, since physical irreversible processing such as cutting off IC pins and fuses is not used to protect stored information, reliability management problems are avoided. Not only can this problem be solved, but maintenance such as rewriting the stored information can be performed even after production is completed.

さらに、上記記憶情報の保守において、必要とする非公
開の閉鍵及び閉錠の鍵情報の長さは十分長くすることが
できるので、不正なアクセスを防止する機能を十分果た
すことができ、記憶保護は確実で安全である等の利点が
ある。
Furthermore, in the maintenance of the above-mentioned stored information, the length of the necessary private closed key and closed key information can be made sufficiently long, so that the function of preventing unauthorized access can be sufficiently performed and the stored The protection has advantages such as being reliable and safe.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による記憶保護機能付不揮発性メモリの
一構成例図、第2図は第1図の記憶保護回路の動作を示
すフローチャート例図である。 1・・・不揮発性メモリ、2・・・バス切替回路、3・
・・記憶保護回路、31〜36・・・処理ステップ。
FIG. 1 is a diagram showing a configuration example of a nonvolatile memory with a memory protection function according to the present invention, and FIG. 2 is an example flowchart showing the operation of the memory protection circuit of FIG. 1. 1... Non-volatile memory, 2... Bus switching circuit, 3...
...Memory protection circuit, 31-36...Processing step.

Claims (1)

【特許請求の範囲】 記憶保護対象となる主情報と該主情報の読み書きを可能
にする鍵となる予め定められた開鍵情報と該主情報の読
み書きを禁止する鍵となる閉鍵情報とを記憶する不揮発
性メモリと、 該不揮発性メモリからのメモリバスを内部バス又は外部
回路に通ずる外部バスのいずれかに切替え接続するバス
切替回路と、 前記内部バスと外部バスに接続され、予め定められた閉
鍵内部情報を固定記憶する記憶部を有し、電源投入のと
きに前記メモリバスを前記内部バスに切替え接続して前
記不揮発性メモリから前記開鍵情報と閉鍵情報とを読み
出し、該読み出された開鍵情報と前記外部バスから入力
される開鍵外部情報とを照合してその両情報が一致した
場合又は該読み出された閉鍵情報と前記閉鍵内部情報と
を照合してその両情報が不一致の場合にのみ、前記メモ
リバスを前記外部バスに切替え接続し該外部バスを介し
て外部から前記不揮発性メモリの主情報、開鍵情報及び
閉鍵情報の書き替えが行い得るように制御を行う記憶保
護回路と を備えた記憶保護機能付不揮発性メモリ。
[Scope of Claims] Main information to be memory protected, predetermined open key information that is a key that enables reading and writing of the main information, and closed key information that is a key that prohibits reading and writing of the main information. a bus switching circuit that switches and connects a memory bus from the nonvolatile memory to either an internal bus or an external bus leading to an external circuit; and a storage unit that permanently stores closed key internal information, and when the power is turned on, the memory bus is switched to the internal bus and the open key information and the closed key information are read from the nonvolatile memory. If the read open key information and the open key external information input from the external bus are matched, or if the read closed key information and the closed key internal information are matched, Only when the two pieces of information do not match, the memory bus is switched and connected to the external bus, and the main information, open key information, and closed key information of the nonvolatile memory are rewritten from the outside via the external bus. A nonvolatile memory with a memory protection function, which is equipped with a memory protection circuit that performs control to ensure that the memory is protected.
JP1107515A 1989-04-28 1989-04-28 Non-volatile memory with memory protection function Expired - Fee Related JPH077367B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1107515A JPH077367B2 (en) 1989-04-28 1989-04-28 Non-volatile memory with memory protection function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1107515A JPH077367B2 (en) 1989-04-28 1989-04-28 Non-volatile memory with memory protection function

Publications (2)

Publication Number Publication Date
JPH02287742A true JPH02287742A (en) 1990-11-27
JPH077367B2 JPH077367B2 (en) 1995-01-30

Family

ID=14461158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1107515A Expired - Fee Related JPH077367B2 (en) 1989-04-28 1989-04-28 Non-volatile memory with memory protection function

Country Status (1)

Country Link
JP (1) JPH077367B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04205043A (en) * 1990-11-29 1992-07-27 Mitsubishi Electric Corp Semiconductor memory device
JPH04367045A (en) * 1991-06-13 1992-12-18 Mitsubishi Electric Corp Semiconductor storage device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04205043A (en) * 1990-11-29 1992-07-27 Mitsubishi Electric Corp Semiconductor memory device
JPH04367045A (en) * 1991-06-13 1992-12-18 Mitsubishi Electric Corp Semiconductor storage device

Also Published As

Publication number Publication date
JPH077367B2 (en) 1995-01-30

Similar Documents

Publication Publication Date Title
EP0651394B1 (en) Integrated circuit comprising a protected memory and protected circuit using said integrated circuit
US5206938A (en) Ic card with memory area protection based on address line restriction
KR940005784B1 (en) Security circuit
JPS63225841A (en) Semiconductor memory device
JPH0758500B2 (en) Portable electronic device
US20030212871A1 (en) Memory device and method of controlling the same
JPH06502268A (en) How to lock your smart card
US5974513A (en) IC memory card having read/write inhibit capabilities
US5784577A (en) Automated control system for programming PLDs
US5740403A (en) Process circuit & system for protecting an integrated circuit against fraudulent use
JP2007148644A (en) Data storage device, ic card and data storage method
FR2513408A1 (en) Self-destructing memory system for card reader - uses volatile memory in logic authentication circuit providing power cut=out control signal
JPH04215194A (en) Ic card
US7398554B1 (en) Secure lock mechanism based on a lock word
JPH02287742A (en) Nonvolatile memory with storage protecting function
JP2000148594A (en) Read protection circuit for rom data
US7890721B2 (en) Implementation of integrated status of a protection register word in a protection register array
JP4053245B2 (en) Semiconductor memory device that can prevent unauthorized use
JPS62200441A (en) Ic card
JPH0652545B2 (en) IC card having data management means
JPH09146845A (en) Privacy protection mechanism for nonvolatile semiconductor memory
EP0170644A1 (en) Anti-burglary detection device
NO871416L (en) INFORMATION SECURITY BOX.
JPH11328326A (en) Ic card
JP2501587B2 (en) IC card

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees