JPH0133863B2 - - Google Patents
Info
- Publication number
- JPH0133863B2 JPH0133863B2 JP61155910A JP15591086A JPH0133863B2 JP H0133863 B2 JPH0133863 B2 JP H0133863B2 JP 61155910 A JP61155910 A JP 61155910A JP 15591086 A JP15591086 A JP 15591086A JP H0133863 B2 JPH0133863 B2 JP H0133863B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- key
- latch
- register
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 66
- 230000004044 response Effects 0.000 claims description 19
- 238000012546 transfer Methods 0.000 claims description 19
- 230000006870 function Effects 0.000 claims description 15
- 238000003780 insertion Methods 0.000 claims description 4
- 230000037431 insertion Effects 0.000 claims description 4
- 238000001514 detection method Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 41
- 238000000034 method Methods 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 239000002131 composite material Substances 0.000 description 8
- 238000012937 correction Methods 0.000 description 7
- 230000008859 change Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 230000003068 static effect Effects 0.000 description 4
- 240000007320 Pinus strobus Species 0.000 description 3
- 239000000872 buffer Substances 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000001143 conditioned effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 230000007595 memory recall Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 210000004899 c-terminal region Anatomy 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000003708 edge detection Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Landscapes
- Calculators And Similar Devices (AREA)
- Executing Machine-Instructions (AREA)
- Input From Keyboards Or The Like (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US76699877A | 1977-02-09 | 1977-02-09 | |
| US766998 | 1985-08-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63118857A JPS63118857A (ja) | 1988-05-23 |
| JPH0133863B2 true JPH0133863B2 (enExample) | 1989-07-17 |
Family
ID=25078171
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15590986A Granted JPS63113657A (ja) | 1977-02-09 | 1986-07-02 | 選択的にロード可能なレジスタを有する電子計算機又はマイクロプロセッサ |
| JP61155910A Granted JPS63118857A (ja) | 1977-02-09 | 1986-07-02 | 電子マイクロプロセッサのキーデバウンス装置 |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15590986A Granted JPS63113657A (ja) | 1977-02-09 | 1986-07-02 | 選択的にロード可能なレジスタを有する電子計算機又はマイクロプロセッサ |
Country Status (1)
| Country | Link |
|---|---|
| JP (2) | JPS63113657A (enExample) |
-
1986
- 1986-07-02 JP JP15590986A patent/JPS63113657A/ja active Granted
- 1986-07-02 JP JP61155910A patent/JPS63118857A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63118857A (ja) | 1988-05-23 |
| JPS63113657A (ja) | 1988-05-18 |
| JPH0222412B2 (enExample) | 1990-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4074351A (en) | Variable function programmed calculator | |
| US3878514A (en) | LSI programmable processor | |
| EP0361525B1 (en) | Single chip microcomputer | |
| US4128873A (en) | Structure for an easily testable single chip calculator/controller | |
| US4485455A (en) | Single-chip semiconductor unit and key input for variable function programmed system | |
| EP0171088A2 (en) | Microprocessor with execution unit independently put into standby condition | |
| HK1003582B (en) | Single chip microcomputer | |
| US4155118A (en) | Organization for an integrated circuit calculator/controller | |
| US4287559A (en) | Electronic microprocessor system having two cycle branch logic | |
| US4402043A (en) | Microprocessor with compressed control ROM | |
| IE53180B1 (en) | Stored-program control machine and structures therefor | |
| US4100606A (en) | Key debounce system for electronic calculator or microprocessor | |
| US4078251A (en) | Electronic calculator or microprocessor with mask logic effective during data exchange operation | |
| US4112495A (en) | Electronic calculator or microprocessor having a selectively loadable instruction register | |
| US4107781A (en) | Electronic calculator or microprocessor with indirect addressing | |
| GB1457879A (en) | Multi-chip calculator system | |
| US4048624A (en) | Calculator system having multi-function memory instruction register | |
| CA1173918A (en) | Cmos static alu | |
| US4164037A (en) | Electronic calculator or microprocessor system having combined data and flag bit storage system | |
| US11200029B2 (en) | Extendable multiple-digit base-2n in-memory adder device | |
| JPH0133863B2 (enExample) | ||
| US5905662A (en) | Digital processing system for binary addition/subtraction | |
| US4079459A (en) | Two speed shift register for electronic calculator or microprocessor system | |
| US4125867A (en) | Electronic calculator or microprocessor having a hexadecimal/binary coded decimal arithmetic unit | |
| JPS6218938B2 (enExample) |