JPH01229346A - Program automatic recovery system - Google Patents

Program automatic recovery system

Info

Publication number
JPH01229346A
JPH01229346A JP63056743A JP5674388A JPH01229346A JP H01229346 A JPH01229346 A JP H01229346A JP 63056743 A JP63056743 A JP 63056743A JP 5674388 A JP5674388 A JP 5674388A JP H01229346 A JPH01229346 A JP H01229346A
Authority
JP
Japan
Prior art keywords
instruction
program
execution
storage device
external storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63056743A
Other languages
Japanese (ja)
Inventor
Hiroshi Takase
博 高瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Solution Innovators Ltd
Original Assignee
NEC Software Hokuriku Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Software Hokuriku Ltd filed Critical NEC Software Hokuriku Ltd
Priority to JP63056743A priority Critical patent/JPH01229346A/en
Publication of JPH01229346A publication Critical patent/JPH01229346A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To continue the operation of a system without stopping the execution of a program if it is small-scale destruction by reading an abnormal instruction which has been erroneously destroyed from above an external storage and substituting only a read abnormal instruction so as to resume execution. CONSTITUTION:When the instruction on the main storage 1 is detected, a program reading means 24 reads the program in which the abnormal instruction is included from the external storage 3. An instruction comparison means 25 compares the instruction which has come to the abnormal instruction in a comparison part and the instruction corresponding to the address of the instruction. When they coincide, an interruption processing at the time of detecting the abnormal instruction is started. When they do not coincide, an instruction substitution means 26 is started. The means 26 substitutes the instruction which has come to the abnormal instruction on the main storage 1 for the corresponding instruction which has been read from the external storage, and starts an execution resume means 27. The means 27 returns the state of the system to a state immediately before the abnormal instruction is detected by a stage reset part, and starts an execution control means 21. The means 21 starts the execution again from the address of the command being the abnormal instruction and continues normal processing.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は計算機システムのプログラム自動修復方式に関
し、特に主記憶上のプログラム破壊に対する自動修復方
式に関する7 〔従来の技術〕 従来この種の問題を包含する計算機システムとしては、
比較的小規模なシステムが上げられる。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to an automatic program repair method for a computer system, and particularly relates to an automatic repair method for program corruption in main memory. The computer systems included are:
Comparatively small-scale systems are mentioned.

これらのシステムでは、メモリのリング保gI Tyの
機能がないために、プログラムミス等により簡単にプロ
グラムのコードエリアを破壊できた。
Since these systems do not have a memory ring protection function, the code area of the program can be easily destroyed due to a programming error or the like.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の計算機システムでは、主記憶上のプログ
ラムが他のプログラム等によって誤って破壊された時、
この破壊された部分を実行しようとすると不正命令とな
り、プログラムの実行は停止し、オペレータ介入待ちあ
るいはシステムダウンとなりシステム全体か停止してし
まうという欠点がある。
In the conventional computer system described above, when a program in main memory is accidentally destroyed by another program,
If an attempt is made to execute this destroyed part, it will become an invalid command, and the program execution will stop, waiting for operator intervention, or the system will go down, resulting in the entire system stopping.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のプログラム自動修復方式は、主記憶装置のメモ
リ保護機能がない計算機システムのプログラム自動修正
方式において、不正命令を検出すると割込みを発生する
命令デコード手段と、該不正命令を含むプログラムを外
部記憶装置から読み出すプログラム読出手段と、該不正
命令となった主記憶装置上の命令と該外部記憶装置から
読み出したプログラム中の該不正命令に対応する命令と
を比較する命令比較手段と、該命令比較手段による比較
結果が不一致の場合該主記憶装置上の命令を該外部記憶
装置から読み出した命令に置き換える命令置換手段と、
該命令置換手段により置換した命令から実行を再開する
実行再開手段とを備えて構成される。
The automatic program repair method of the present invention is an automatic program repair method for a computer system that does not have a memory protection function for the main storage device. a program reading means for reading from the device; an instruction comparison means for comparing the instruction on the main storage device that is the illegal instruction with an instruction corresponding to the illegal instruction in the program read from the external storage device; and the instruction comparison device. instruction replacement means for replacing the instruction on the main storage device with an instruction read from the external storage device if the comparison result by the means does not match;
and an execution resuming means for restarting execution from the instruction replaced by the instruction replacing means.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図を参照すると本発明の一実施例は、主記憶装置1
と、中央処理装置2と、外部記憶装置3とから構成され
る。さらに中央処理装置2は、実行制御手段21と、命
令デコード手段22と、命令実行手段23と、プログラ
ム読み出し手段24と、命令比較手段25と、命令置換
手段26と、実行再開手段27とから構成されている。
Referring to FIG. 1, one embodiment of the present invention has a main storage device 1.
, a central processing unit 2 , and an external storage device 3 . Further, the central processing unit 2 includes an execution control means 21, an instruction decoding means 22, an instruction execution means 23, a program reading means 24, an instruction comparison means 25, an instruction replacement means 26, and an execution resuming means 27. has been done.

第2図を参照するとプログラム読み出し手段24は、プ
ログラム判別部241と、プログラム探索部242と、
プログラムロード部243と、命令比較手段起動部24
4とから構成されている。
Referring to FIG. 2, the program reading means 24 includes a program determining section 241, a program searching section 242,
Program loading section 243 and instruction comparison means starting section 24
It is composed of 4.

第3図を参照すると命令比較手段25は、不正命令対応
命令探索部251と、命令比較部252と、命令置換手
段起動部253と、不正命令割込処理起動部254とか
ら構成されている。第4図を参照すると命令置換手段2
6は、主記憶変更部261と、実行再開手段起動部26
2とから構成さhている。第5図を参照すると実行再開
手段27は、命令カウンタ変更部271と、状B f!
 1部272と、実行制御手段起動部273とから構成
されている。
Referring to FIG. 3, the instruction comparing means 25 includes an illegal instruction corresponding instruction searching section 251, an instruction comparing section 252, an instruction replacing means starting section 253, and an illegal instruction interrupt processing starting section 254. Referring to FIG. 4, instruction replacement means 2
6 is a main memory changing unit 261 and an execution resuming means starting unit 26
It is composed of 2. Referring to FIG. 5, the execution resuming means 27 includes an instruction counter changing section 271 and a state B f!
1 part 272 and an execution control means starting part 273.

次に本発明の動作を図面を参照して説明する。Next, the operation of the present invention will be explained with reference to the drawings.

主記憶装置上の命令が正常な場合、実行制御手段21は
命令カウンタで示される主記憶の1命令を取り出し、命
令デコード手段22を起動する。
If the instruction on the main memory is normal, the execution control means 21 takes out one instruction from the main memory indicated by the instruction counter and activates the instruction decoding means 22.

命令デコード手段22は、主記憶装置1から読み出され
た命令を解析して、命令実行手段23を起動する。命令
実行手段23は、各種の命令を実行した後命令カウンタ
を更新し、実行制御手段21を起動する。
The instruction decoding means 22 analyzes the instruction read from the main memory 1 and activates the instruction execution means 23. After executing various instructions, the instruction execution means 23 updates the instruction counter and starts the execution control means 21.

主記憶装置上の命令が破壊された場合、命令デコード手
段22は読み出しな命令を解析すると不正命令であるこ
とが判明し、プログラム読み出し手段24を起動する。
When an instruction on the main storage device is destroyed, the instruction decoding means 22 analyzes the read instruction and finds that it is an invalid instruction, and activates the program reading means 24.

プログラム読み出し手段24は、プログラム判別部24
1により検出された不正命令が含まれるプログラムを判
別し、プログラム探索部242によりそのプログラムを
外部記憶装置上から探索し、プログラムロード部243
によりそのプログラムを外部記憶装W3から読み出し、
命令比較手段25を起動する。
The program reading unit 24 includes a program determining unit 24
1, the program searching unit 242 searches for the program from the external storage device, and the program loading unit 243
reads the program from the external storage device W3,
The instruction comparison means 25 is activated.

命令比較手段25は、不正命令対応命令探索部251に
より外部記憶装置3から読み出しなプログラム上で不正
命令となった命令のアドレスに対応する命令を探索し、
命令比較部252により不正命令となった命令とその命
令のアドレスに対応する命令とを比較し、不一致の場合
は命令置換手段起動部253により命令置換手段26を
起動する。また一致の場合は、外部記憶装置3に格納さ
れているプログラムがすでに不正命令となっているため
、不正命令割込処理起動部254により従来の不正命令
検出時の割込処理を起動する。
The instruction comparing means 25 searches the external storage device 3 for an instruction corresponding to the address of the instruction that becomes an illegal instruction on the read program by using the illegal instruction corresponding instruction search unit 251.
The instruction comparison unit 252 compares the invalid instruction with the instruction corresponding to the address of the instruction, and if they do not match, the instruction replacement unit activation unit 253 activates the instruction replacement unit 26. In the case of a match, since the program stored in the external storage device 3 has already become an illegal instruction, the illegal instruction interrupt processing activation section 254 activates the conventional interrupt processing when an illegal instruction is detected.

命令置換手段26は、主記憶変更部261により主記憶
上の不正命令となった命令を外部記憶から読み出した対
応する命令と置き変え、実行再開手段起動部262によ
り実行再開手段27を起動する。実行再開手段27は、
命令カウンタ変更部271により命令カウンタを不正命
令となったアドレスに置き変え、状態復帰部272によ
り計算機システムの状態を不正命令を検出する直前の状
態に戻し、実行制御手段起動部273により実行制御手
段21を起動する。
The instruction replacing unit 26 causes the main memory changing unit 261 to replace the illegal instruction in the main memory with the corresponding instruction read from the external memory, and causes the execution restarting unit activating unit 262 to activate the execution resuming unit 27. The execution resuming means 27 is
The instruction counter changing unit 271 replaces the instruction counter with the address of the illegal instruction, the state restoring unit 272 returns the state of the computer system to the state immediately before detecting the illegal instruction, and the execution control means starting unit 273 changes the execution control means. Start 21.

実行制御手段21は、命令カウンタの指すアドレス、つ
まり不正命令であった命令のあるアドレスから実行を再
開し、引き続き通常の処理が続行される。
The execution control means 21 resumes execution from the address pointed to by the instruction counter, that is, the address where the invalid instruction is located, and normal processing continues.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、主記憶装置上のプログラ
ムエラー等によって誤って破壊され不正命令となった命
令を外部記憶装置上から読み出し不正命令となった命令
のみを置換し実行を再開することにより、小規模のプロ
グラム破壊であればプログラムの実行を停止することな
く計算機システムの運転が続行できるという効果がある
As explained above, the present invention is capable of reading out an instruction that has become an illegal instruction due to a program error in the main storage device from an external storage device, replacing only the instruction that has become an illegal instruction, and restarting execution. This has the effect that, in the case of small-scale program destruction, the computer system can continue operating without stopping program execution.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の構成を示すブロック図、第
2図は第1図のプログラム読み出し手段24の構成を示
すブロック図、第3図は第1図の命令比較手段25の構
成を示すブロック図、第4図は第1図の命令置換手段2
6の構成を示すブロック図、第5図は第1図の実行再開
手段27の構成を示すブロック図。 1・・・主記憶装置、2・・・中央処理装置、3・・・
外部記憶装置、21・・・実行制御手段、22・・・命
令デコード手段、23・・・命令実行手段、24・・・
プログラム読み出し手段、25・・・命令比較手段、2
6・・・命令置換手段、27・・・実行再開手段。
1 is a block diagram showing the configuration of an embodiment of the present invention, FIG. 2 is a block diagram showing the configuration of the program reading means 24 shown in FIG. 1, and FIG. 3 is a block diagram showing the configuration of the instruction comparing means 25 shown in FIG. 1. 4 is a block diagram showing the instruction replacement means 2 of FIG. 1.
6 is a block diagram showing the configuration of the execution resuming means 27 of FIG. 1. FIG. 1... Main storage device, 2... Central processing unit, 3...
External storage device, 21... Execution control means, 22... Instruction decoding means, 23... Instruction execution means, 24...
Program reading means, 25...Instruction comparison means, 2
6... Instruction replacement means, 27... Execution resuming means.

Claims (1)

【特許請求の範囲】[Claims] 主記憶装置のメモリ保護機能がない計算機システムのプ
ログラム自動修正方式において、不正命令を検出すると
割込みを発生する命令デコード手段と、該不正命令を含
むプログラムを外部記憶装置から読み出すプログラム読
出手段と、該不正命令となった主記憶装置上の命令と該
外部記憶装置から読み出したプログラム中の該不正命令
に対応する命令とを比較する命令比較手段と、該命令比
較手段による比較結果が不一致の場合該主記憶装置上の
命令を該外部記憶装置から読み出した命令に置き換える
命令置換手段と、該命令置換手段により置換した命令か
ら実行を再開する実行再開手段とを備えて成ることを特
徴とするプログラム自動修復方式。
In a program automatic correction method for a computer system that does not have a memory protection function for a main storage device, an instruction decoding means generates an interrupt when an illegal instruction is detected, a program reading means reads out a program including the illegal instruction from an external storage device, and the program reading means reads a program including the illegal instruction from an external storage device; An instruction comparison means that compares an instruction on the main storage device that is an illegal instruction with an instruction corresponding to the illegal instruction in the program read from the external storage device, and if the comparison result by the instruction comparison means does not match, the instruction is determined to be invalid. An automated program comprising: instruction replacement means for replacing an instruction on a main storage device with an instruction read from the external storage device; and execution restart means for restarting execution from the instruction replaced by the instruction replacement means. Repair method.
JP63056743A 1988-03-09 1988-03-09 Program automatic recovery system Pending JPH01229346A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63056743A JPH01229346A (en) 1988-03-09 1988-03-09 Program automatic recovery system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63056743A JPH01229346A (en) 1988-03-09 1988-03-09 Program automatic recovery system

Publications (1)

Publication Number Publication Date
JPH01229346A true JPH01229346A (en) 1989-09-13

Family

ID=13036012

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63056743A Pending JPH01229346A (en) 1988-03-09 1988-03-09 Program automatic recovery system

Country Status (1)

Country Link
JP (1) JPH01229346A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08194645A (en) * 1995-01-20 1996-07-30 Nec Software Ltd Access control system for virtual address spatial text part

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08194645A (en) * 1995-01-20 1996-07-30 Nec Software Ltd Access control system for virtual address spatial text part

Similar Documents

Publication Publication Date Title
JP2007183701A (en) Snapshot restart method
DE69032508D1 (en) Fault-tolerant computer system with online reinsert and shutdown / start
JP3886539B2 (en) How to load the operating system
US20090327838A1 (en) Memory system and operating method for it
JPH01229346A (en) Program automatic recovery system
JP2001256118A (en) Method for protecting microcomputer system, memory device and microcomputer system
JP4708088B2 (en) Failure recovery method and microcomputer
JP2000059981A (en) Digital protective relay device
CN114911648B (en) XIP FLASH program driving method and system
JPS61141047A (en) Saving system of trouble information
JPS6367615A (en) Power supply control system at time of automatic operation
JPH1031506A (en) Programmable controller capable of multi-time writing detection
WO1990005951A1 (en) Method of handling unintended software interrupt exceptions
JPH03269726A (en) Patch system for rom program
JPS60243747A (en) Reraising method of system program
JPH05313974A (en) Duplexed file system operating method
JPH04332050A (en) Debugger to be restarted from interrupted point at the time of restarting
JPH0756742A (en) Computer system and method for attaining degradation operation of the system
JPH11110207A (en) Information processor
JPS63131250A (en) Data processing system
JPS6083149A (en) Computer
JPS63127305A (en) Programmable controller
JPH06103111A (en) Debugging system for information processor
JPH08129603A (en) Optical character reader
JPH0713761A (en) Microcomputer