JPH01112460A - System for controlling input and output - Google Patents

System for controlling input and output

Info

Publication number
JPH01112460A
JPH01112460A JP27224587A JP27224587A JPH01112460A JP H01112460 A JPH01112460 A JP H01112460A JP 27224587 A JP27224587 A JP 27224587A JP 27224587 A JP27224587 A JP 27224587A JP H01112460 A JPH01112460 A JP H01112460A
Authority
JP
Japan
Prior art keywords
input
request
priority control
output
priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP27224587A
Other languages
Japanese (ja)
Inventor
Takeshi Fukushima
福島 武司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP27224587A priority Critical patent/JPH01112460A/en
Publication of JPH01112460A publication Critical patent/JPH01112460A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To remove a defect that the input and output request of low priority is waited for a long time by obtaining correcting function to judge residence allowance to priority control. CONSTITUTION:A request reception means 3 extracts priority control information by the input and output request of a processing program 1. These information are delivered to a priority control means 4 and entered to a priority control table 7 according to the priority of the information. Namely, a request cue address, the priority and a residence time are registered and the resetting request of the residence time and the judgement of the residence allowance are requested to a residence allowance judging means 5. The means 5 re-computes the setting residence time of the entry of the control table 7 and resets it and whether the time in the allowing time of the entry or not is judged. When it is not in the allowing time, the position of the entry of the control table 7 is moved to a head side according to the residence time. This operation is repeated for all entries. When the input and output request is received from the means 4, a request issuing means 6 removes the top entry of the control table 7 and the input and output request is issued to an input and output device 8. Thus, the defect that the input and output request of the low priority is waited for a long time is removed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は計算機システムの入出力制御方式に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to an input/output control method for a computer system.

〔従来の技術〕[Conventional technology]

従来の優先度制御の入出力制御は、処理プログラムの優
先度や磁気ディスク装置のシークアドレス等の優先度に
従って行われている。
Conventional priority control input/output control is performed according to the priority of a processing program, the seek address of a magnetic disk device, or the like.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の優先度制御の入出力制御方式では、高優
先度の入出力要求が頻繁に発生すると、低優先度の入出
力要求が長時間待たされるという欠点がある。本発明の
目的は、優先度制御に滞留許容の判断という補正機能を
持たせることにより、上記欠点を除去した入出力制御方
式を提供することにある。
The above-described conventional priority control input/output control method has the disadvantage that when high-priority input/output requests occur frequently, low-priority input/output requests are forced to wait for a long time. An object of the present invention is to provide an input/output control method that eliminates the above-mentioned drawbacks by providing priority control with a correction function of determining whether or not to allow retention.

〔問題点を解決するための手段〕[Means for solving problems]

本発明による入出力制御方式は、要求受付手段と、優先
度制御手段と、滞留許容判断手段と、要求発行手段とを
具備し、入出力要求の順位を優先度制御表により管理す
るように構成したものである。要求受付手段は、各種処
理を行う処理プログラムからの入出力要求を受取り、受
けとった入出力要求から優先度制御情報を抽出し、該優
先度制御情報と要求内容を渡して入出力要求を行う。伽
先度制御手段は、要求受付手段から優先度制御情報と要
求内容とを受取り、優先度制御情報の優先度に従い優先
度制御表にエントリを登録し、滞留時間の再設定要求お
よび滞留許容の判断を要求する。滞留許容判断手段は、
優先度制御手段から滞留時間の再設定要求と滞留許容の
判断要求を受取り、優先度制御表に設定されているエン
トリの滞留時間を再計算して再設定し、滞留が優先度制
御表に設定されているエントリの許容時間内か否かの判
断を行い、許容時間内におさまっていなければ滞留時間
に従い、優先度制御表内のエントリの位置を先頭側に移
動し、許容時間内であればそのままとし、この操作を優
先度制御表内の全エントリ分繰り返す、要求発行手段は
、優先度制御手段からの入出力要求に応答して、優先度
制御表の先頭エントリから入出力装置へ入出力要求を発
行する。
The input/output control method according to the present invention includes a request accepting means, a priority controlling means, a retention permission determining means, and a request issuing means, and is configured to manage the order of input/output requests using a priority control table. This is what I did. The request receiving means receives an input/output request from a processing program that performs various processes, extracts priority control information from the received input/output request, passes the priority control information and request contents, and issues an input/output request. The priority control means receives the priority control information and the request content from the request reception means, registers an entry in the priority control table according to the priority of the priority control information, and issues a residence time resetting request and residence permission. Requires judgment. The means of determining the permissibility of residence are as follows:
Receives a residence time reset request and a residence permission judgment request from the priority control means, recalculates and resets the residence time of the entry set in the priority control table, and sets the residence time in the priority control table. If it is not within the permissible time, the entry position in the priority control table is moved to the top according to the retention time, and if it is within the permissible time, the entry is moved to the top of the priority control table. The request issuing means repeats this operation for all entries in the priority control table, and in response to the input/output request from the priority control means, the request issuing means performs input/output from the first entry of the priority control table to the input/output device. Issue a request.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図を参照すると本発明の一実施例は処理プログラム
1と、入出力制御装置2と、要求受付手段3と、優先度
制御手段4と、滞留許容判断手段5と、要求発行手段6
と、優先度制御表7と、入出力装置8とから構成されて
いる。
Referring to FIG. 1, one embodiment of the present invention includes a processing program 1, an input/output control device 2, a request receiving means 3, a priority control means 4, a retention permission determining means 5, and a request issuing means 6.
, a priority control table 7, and an input/output device 8.

第2図を参照すると、優先度制御表7はリクエストキュ
ーアドレスと、優先度と、滞留許容時間と、滞留時間と
を含んでいる。
Referring to FIG. 2, the priority control table 7 includes a request queue address, a priority, an allowable residence time, and a residence time.

次に、本発明の一実施例の動作について図面を参照して
詳細に説明する。
Next, the operation of one embodiment of the present invention will be described in detail with reference to the drawings.

第1図および第3図を参照すると、要求受付手段3は、
各種処理を行う処理プログラム1からの入出力要求を受
は取り、受けとった入出力要求から優先度制御情報を抽
出する(ステップ21)。抽出された優先度制御情報お
よび要求内容は優先度制御手段4に渡され入出力要求が
行われる。優先度制御手段4は、要求受付手段3から優
先度制御情報および要求内容を受取り、優先度制御情報
の優先度に従い優先度制御表7にエントリ、すなわち、
リクエストキューアドレス、優先度、および滞留許容時
間を登録しくステップ22)、滞留時間の再設定要求と
滞留許容の判断を滞留許容判断手段5に要求する。
Referring to FIG. 1 and FIG. 3, the request receiving means 3:
It receives input/output requests from the processing program 1 that performs various processes, and extracts priority control information from the received input/output requests (step 21). The extracted priority control information and request contents are passed to the priority control means 4, and an input/output request is made. The priority control means 4 receives the priority control information and the request contents from the request reception means 3, and makes an entry in the priority control table 7 according to the priority of the priority control information, that is,
The request queue address, priority, and allowable stay time are registered (step 22), and the stay allowable determining means 5 is requested to reset the stay time and determine whether to allow the stay.

滞留許容判断手段5は、優先度制御手段4から滞留時間
の再設定要求と滞留許容の判断要求を受取り、優先度制
御表7に設定されているエントリの滞留時間を再計算し
て再設定しくステップ23)、滞留が優先度制御表7に
設定されているエントリの許容時間内か否かの判断を行
い(ステップ24)、許容時間内におさまっていなけれ
ば滞留時間に従い、優先度制御表7内のエントリの位置
を先頭側に移動しくステップ25)、許容時間内であれ
ばそのままとし、この操作を優先度制御表7内の全エン
トリ分繰返す(ステップ26)。要求発行手段6は、優
先度制御手段4から入出力要求を受取ると、優先度制御
表7の先頭エントリの内容を取出しくステップ27)、
そのエントリの入出力要求を入出力装置8へ発行する(
ステップ28)。
The residence permission judgment means 5 receives the residence time resetting request and the residence permission determination request from the priority control means 4, and recalculates the residence time of the entry set in the priority control table 7 and resets it. Step 23), it is determined whether the retention time is within the allowable time of the entry set in the priority control table 7 (step 24), and if it is not within the allowable time, the retention time is determined according to the priority control table 7. The position of the entry in the priority control table 7 is moved to the head side (step 25), and if it is within the allowable time, it is left as is, and this operation is repeated for all entries in the priority control table 7 (step 26). Upon receiving the input/output request from the priority control means 4, the request issuing means 6 extracts the contents of the first entry of the priority control table 7 (step 27);
Issue an input/output request for that entry to the input/output device 8 (
Step 28).

〔発明の効果〕 以上説明したように本発明は高優先度の入出力要求が頻
繁に発生しても、低優先度の入出力要求が取り残されず
に処理されるという効果がある。
[Effects of the Invention] As described above, the present invention has the advantage that even if high-priority input/output requests occur frequently, low-priority input/output requests are processed without being left behind.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の入出力制御方式の一実施例を示す図、
第2図は第1図の優先度制御表手段7の構造を示す図、
および第3図は第1図の入出力制御装置2の動作の流れ
を示す図である。 第1図において 1・・・・・・処理プログラム、11〜1n・・・・・
・処理プログラム、2・・・・・・入出力制御装置、3
・・・・・・要求受付手段、4・・・・・・優先度制御
手段、5・・・・・・滞留許容判断手段、6・・・・・
・要求発行手段、7・・・・・・優先度制御表、8・・
・・・・入出力装置、81〜8n・・・・・・入出力装
置。 代理人 弁理士  内 原   晋 竿 1 回
FIG. 1 is a diagram showing an embodiment of the input/output control method of the present invention,
FIG. 2 is a diagram showing the structure of the priority control table means 7 of FIG. 1;
3 is a diagram showing the flow of operation of the input/output control device 2 of FIG. 1. In FIG. 1, 1...processing program, 11-1n...
・Processing program, 2...Input/output control device, 3
. . . Request receiving means, 4 . . . Priority control means, 5 .
・Request issuing means, 7...Priority control table, 8...
...Input/output device, 81-8n...Input/output device. Agent: Patent Attorney Shinkan Uchihara 1 time

Claims (1)

【特許請求の範囲】 複数の処理プログラムからの入出力要求を集中制御する
計算機システムにおける優先度制御機能をもつ入出力制
御方式であって、 各種処理を行う処理プログラムからの入出力要求から優
先度制御情報を抽出し、該優先度制御情報および要求内
容を渡して入出力要求を行う要求受付手段と、 この要求受付手段から前記優先度制御情報および前記要
求内容を受取り、前記優先度制御情報の優先度に従い優
先度制御表にエントリを登録し、滞留時間の再設定要求
と滞留許容の判断を要求する優先度制御手段と、 この優先度制御手段から前記滞留時間の再設定要求と滞
留許容の判断要求を受取り、前記優先度制御表に設定さ
れているエントリの滞留時間を再計算し、滞留が前記優
先度制御表に設定されているエントリの許容時間か否か
の判断を行い、許容時間内におさまっていなければ前記
滞留時間に従い、前記優先度制御表内のエントリの位置
を先頭側に移動し、許容時間内であればそのままとし、
この操作を前記優先度制御表内の全エントリ分繰返す滞
留許容判断手段と、 前記優先度制御手段からの入出力要求に応答して、前記
優先度制御表の先頭エントリから入出力装置へ入出力要
求を発行する要求発行手段とを具備し、入出力要求の順
位を前記優先度制御表で管理するように構成したことを
特徴とする優先度制御の入出力制御方式。
[Claims] An input/output control method having a priority control function in a computer system that centrally controls input/output requests from multiple processing programs, the method comprising: a request accepting means for extracting control information and passing the priority control information and request contents to make an input/output request; and receiving the priority control information and the request contents from the request accepting means, and transmitting the priority control information a priority control means for registering an entry in a priority control table according to the priority and requesting a residence time reset request and a residence permission determination; Upon receiving the judgment request, recalculate the residence time of the entry set in the priority control table, determine whether the residence time is within the permissible time of the entry set in the priority control table, and calculate the permissible time. If it is not within the allowable time, move the entry position in the priority control table to the top according to the residence time, and leave it as it is if it is within the allowable time;
retention permission determining means for repeating this operation for all entries in the priority control table; and input/output from the first entry of the priority control table to the input/output device in response to an input/output request from the priority control means. An input/output control method for priority control, comprising: request issuing means for issuing requests, and configured to manage the order of input/output requests using the priority control table.
JP27224587A 1987-10-27 1987-10-27 System for controlling input and output Pending JPH01112460A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27224587A JPH01112460A (en) 1987-10-27 1987-10-27 System for controlling input and output

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27224587A JPH01112460A (en) 1987-10-27 1987-10-27 System for controlling input and output

Publications (1)

Publication Number Publication Date
JPH01112460A true JPH01112460A (en) 1989-05-01

Family

ID=17511156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27224587A Pending JPH01112460A (en) 1987-10-27 1987-10-27 System for controlling input and output

Country Status (1)

Country Link
JP (1) JPH01112460A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10275059A (en) * 1996-04-30 1998-10-13 Matsushita Electric Ind Co Ltd Storage device controller and management system
JP2007198897A (en) * 2006-01-26 2007-08-09 Juki Corp Bottle holder, and tray having it
US7647455B2 (en) 2004-04-15 2010-01-12 Sony Corporation Information processing apparatus and method, program, and program recording medium

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10275059A (en) * 1996-04-30 1998-10-13 Matsushita Electric Ind Co Ltd Storage device controller and management system
US7647455B2 (en) 2004-04-15 2010-01-12 Sony Corporation Information processing apparatus and method, program, and program recording medium
JP2007198897A (en) * 2006-01-26 2007-08-09 Juki Corp Bottle holder, and tray having it

Similar Documents

Publication Publication Date Title
JPH0534699B2 (en)
JPH01112460A (en) System for controlling input and output
JPH01112461A (en) System for controlling input and output
JPH04186459A (en) Input/output control system
KR980010798A (en) Interrupt processing device of multi-bus system
JPS6265137A (en) Control system for priority of user task
JPH01305461A (en) Right of using bus control system
JPH05225106A (en) Response signal distribution system
JP2553755B2 (en) Different auxiliary storage control method
JPS6220584B2 (en)
JP2604739B2 (en) Console operation right control method
JPS607307B2 (en) Bus control method
JPH0630088B2 (en) TSS command processing method
JPH0778745B2 (en) Distributed processing device
JPS6327942A (en) Message input device
JPS6120903B2 (en)
JPH01250152A (en) File device
JPH02146660A (en) Information processor
JPH0132140Y2 (en)
JPS5920030A (en) Controlling system of input and output instruction
JPH10247158A (en) On-line exclusive wait evading method
JPH09128321A (en) User interface device
JPS60138663A (en) Polling system for plural processors
JPS6273857A (en) Picture receiver
JPH0540725A (en) Input and output controller