JP7435602B2 - 演算装置および演算システム - Google Patents

演算装置および演算システム Download PDF

Info

Publication number
JP7435602B2
JP7435602B2 JP2021519259A JP2021519259A JP7435602B2 JP 7435602 B2 JP7435602 B2 JP 7435602B2 JP 2021519259 A JP2021519259 A JP 2021519259A JP 2021519259 A JP2021519259 A JP 2021519259A JP 7435602 B2 JP7435602 B2 JP 7435602B2
Authority
JP
Japan
Prior art keywords
convolution
arithmetic
output
unit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021519259A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2020230374A5 (https=
JPWO2020230374A1 (https=
Inventor
雄二 永松
雅明 石井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Sony Group Corp
Original Assignee
Sony Corp
Sony Group Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp, Sony Group Corp filed Critical Sony Corp
Publication of JPWO2020230374A1 publication Critical patent/JPWO2020230374A1/ja
Publication of JPWO2020230374A5 publication Critical patent/JPWO2020230374A5/ja
Application granted granted Critical
Publication of JP7435602B2 publication Critical patent/JP7435602B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/15—Correlation function computation including computation of convolution operations
    • G06F17/153—Multidimensional correlation or convolution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/045—Combinations of networks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/0464—Convolutional networks [CNN, ConvNet]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Biophysics (AREA)
  • Biomedical Technology (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • General Health & Medical Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Computational Linguistics (AREA)
  • Artificial Intelligence (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Neurology (AREA)
  • Complex Calculations (AREA)
JP2021519259A 2019-05-10 2020-01-30 演算装置および演算システム Active JP7435602B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019089422 2019-05-10
JP2019089422 2019-05-10
PCT/JP2020/003485 WO2020230374A1 (ja) 2019-05-10 2020-01-30 演算装置および演算システム

Publications (3)

Publication Number Publication Date
JPWO2020230374A1 JPWO2020230374A1 (https=) 2020-11-19
JPWO2020230374A5 JPWO2020230374A5 (https=) 2022-02-09
JP7435602B2 true JP7435602B2 (ja) 2024-02-21

Family

ID=73289562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021519259A Active JP7435602B2 (ja) 2019-05-10 2020-01-30 演算装置および演算システム

Country Status (5)

Country Link
US (1) US20220300253A1 (https=)
EP (1) EP3968242A4 (https=)
JP (1) JP7435602B2 (https=)
CN (1) CN113811900A (https=)
WO (1) WO2020230374A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210334072A1 (en) * 2020-04-22 2021-10-28 Facebook, Inc. Mapping convolution to connected processing elements using distributed pipelined separable convolution operations
KR102891573B1 (ko) * 2020-06-30 2025-11-26 삼성전자주식회사 텐서 처리 방법, 가속기 및 이를 포함한 가속기 시스템
JP7659373B2 (ja) * 2020-07-09 2025-04-09 キヤノン株式会社 畳み込みニューラルネットワーク処理装置
US12056459B2 (en) * 2021-07-02 2024-08-06 Qualcomm Incorporated Compute in memory architecture and dataflows for depth-wise separable convolution
FR3159250A1 (fr) * 2024-02-09 2025-08-15 Neurxcore Circuit électronique de type multiplieur-accumulateur (MAC)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017079017A (ja) 2015-10-21 2017-04-27 キヤノン株式会社 畳み込み演算装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10360470B2 (en) 2016-10-10 2019-07-23 Gyrfalcon Technology Inc. Implementation of MobileNet in a CNN based digital integrated circuit
US10083171B1 (en) * 2017-08-03 2018-09-25 Gyrfalcon Technology Inc. Natural language processing using a CNN based integrated circuit
JP2019040403A (ja) * 2017-08-25 2019-03-14 ルネサスエレクトロニクス株式会社 半導体装置および画像認識システム
CN107844828B (zh) * 2017-12-18 2021-07-30 南京地平线机器人技术有限公司 神经网络中的卷积计算方法和电子设备
CN108108811B (zh) * 2017-12-18 2021-07-30 南京地平线机器人技术有限公司 神经网络中的卷积计算方法和电子设备
CN109284817B (zh) * 2018-08-31 2022-07-05 中国科学院上海高等研究院 深度可分离卷积神经网络处理架构/方法/系统及介质

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017079017A (ja) 2015-10-21 2017-04-27 キヤノン株式会社 畳み込み演算装置

Also Published As

Publication number Publication date
EP3968242A1 (en) 2022-03-16
JPWO2020230374A1 (https=) 2020-11-19
US20220300253A1 (en) 2022-09-22
EP3968242A4 (en) 2022-08-10
CN113811900A (zh) 2021-12-17
WO2020230374A1 (ja) 2020-11-19

Similar Documents

Publication Publication Date Title
JP7435602B2 (ja) 演算装置および演算システム
US20250190774A1 (en) Transposing neural network matrices in hardware
JP6987860B2 (ja) ハードウェアにおけるカーネルストライドの実行
JP2021508125A (ja) 行列乗算器
US6539368B1 (en) Neural processor, saturation unit, calculation unit and adder circuit
US5812993A (en) Digital hardware architecture for realizing neural network
EP3557484A1 (en) Neural network convolution operation device and method
CN112988655A (zh) 用于将权重加载到张量处理块中的系统和方法
TW202123093A (zh) 實行卷積運算的系統及方法
JP2018120547A (ja) プロセッサ、情報処理装置及びプロセッサの動作方法
US20200167405A1 (en) Convolutional operation device with dimensional conversion
CN112988656A (zh) 用于将权重加载到张量处理块中的系统和方法
CN112395092A (zh) 数据处理方法及人工智能处理器
CN112639839A (zh) 神经网络的运算装置及其控制方法
WO2023065983A1 (zh) 计算装置、神经网络处理设备、芯片及处理数据的方法
JP6003744B2 (ja) 演算処理装置及び演算処理方法
JP7251354B2 (ja) 情報処理装置、情報処理プログラム、及び情報処理方法
US12079710B2 (en) Scalable neural network accelerator architecture
Gribok et al. Efficient 8-bit matrix multiplication on intel agilex-5 fpgas
WO2020194594A1 (ja) ニューラルネットワーク演算処理装置及びニューラルネットワーク演算処理方法
JP2019168783A (ja) 半導体装置
JP7135263B2 (ja) 半導体装置
US12493577B2 (en) Digital signal processor (DSP) and electronic device using the same
CN117273095B (zh) 卷积电路及其控制方法、神经网络加速器和电子设备
JPH03105584A (ja) 並列データ処理方式

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20221208

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230926

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231027

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240109

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240122

R151 Written notification of patent or utility model registration

Ref document number: 7435602

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151