JP7191097B2 - 計算デバイス及び方法 - Google Patents

計算デバイス及び方法 Download PDF

Info

Publication number
JP7191097B2
JP7191097B2 JP2020524443A JP2020524443A JP7191097B2 JP 7191097 B2 JP7191097 B2 JP 7191097B2 JP 2020524443 A JP2020524443 A JP 2020524443A JP 2020524443 A JP2020524443 A JP 2020524443A JP 7191097 B2 JP7191097 B2 JP 7191097B2
Authority
JP
Japan
Prior art keywords
multiplication
shares
variable
share
computing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020524443A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021502743A5 (https=
JP2021502743A (ja
Inventor
ロナルド リートマン
フーフ セバスチアーン ヤコブス アントニウス デ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips NV filed Critical Koninklijke Philips NV
Publication of JP2021502743A publication Critical patent/JP2021502743A/ja
Publication of JP2021502743A5 publication Critical patent/JP2021502743A5/ja
Application granted granted Critical
Publication of JP7191097B2 publication Critical patent/JP7191097B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/723—Modular exponentiation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/764—Masking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0894—Escrow, recovery or storing of secret information, e.g. secret key escrow or cryptographic key storage
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/30—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy
    • H04L9/3006—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy underlying computational problems or public-key parameters
    • H04L9/302—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy underlying computational problems or public-key parameters involving the integer factorization problem, e.g. RSA or quadratic sieve [QS] schemes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G06F2207/7223—Randomisation as countermeasure against side channel attacks
    • G06F2207/7233—Masking, e.g. (A**e)+r mod n
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G06F2207/7223—Randomisation as countermeasure against side channel attacks
    • G06F2207/7257—Random modification not requiring correction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/04—Masking or blinding
    • H04L2209/046—Masking or blinding of operations, operands or results of the operations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/16—Obfuscation or hiding, e.g. involving white box

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)
JP2020524443A 2017-11-10 2018-10-29 計算デバイス及び方法 Active JP7191097B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP17201106.6A EP3484093A1 (en) 2017-11-10 2017-11-10 A computation device and method
EP17201106.6 2017-11-10
PCT/EP2018/079537 WO2019091809A1 (en) 2017-11-10 2018-10-29 A computation device and method

Publications (3)

Publication Number Publication Date
JP2021502743A JP2021502743A (ja) 2021-01-28
JP2021502743A5 JP2021502743A5 (https=) 2021-12-09
JP7191097B2 true JP7191097B2 (ja) 2022-12-16

Family

ID=60320709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020524443A Active JP7191097B2 (ja) 2017-11-10 2018-10-29 計算デバイス及び方法

Country Status (5)

Country Link
US (1) US11381379B2 (https=)
EP (2) EP3484093A1 (https=)
JP (1) JP7191097B2 (https=)
CN (1) CN111480140B (https=)
WO (1) WO2019091809A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3095709B1 (fr) * 2019-05-03 2021-09-17 Commissariat Energie Atomique Procédé et système de masquage pour la cryptographie
US11456855B2 (en) * 2019-10-17 2022-09-27 Arm Limited Obfuscating data at-transit
FR3112643B1 (fr) * 2020-07-15 2024-05-03 Banks And Acquirers Int Holding Dispositif, méthode et programme pour une communication sécurisée entre boîtes blanches
US12118098B1 (en) * 2023-12-08 2024-10-15 Pqsecure Technologies, Llc Computer processing system and method configured to effectuate lower-order masking in a higher-order masked design

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070150530A1 (en) 2005-12-13 2007-06-28 Intel Corporation Resisting cache timing based attacks
JP2014145958A (ja) 2013-01-30 2014-08-14 Renesas Electronics Corp 半導体装置
JP2017026788A (ja) 2015-07-22 2017-02-02 日本電信電話株式会社 秘密計算装置、その方法、およびプログラム
WO2017102879A1 (en) 2015-12-15 2017-06-22 Koninklijke Philips N.V. A computation device and method

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2917197B1 (fr) 2007-06-07 2009-11-06 Thales Sa Procede de masquage du resultat d'une operation de multiplication modulaire et dispositif associe.
US9959429B2 (en) * 2013-03-15 2018-05-01 Cryptography Research, Inc. Asymmetrically masked multiplication
EP3020158B1 (en) * 2013-07-12 2017-04-19 Koninklijke Philips N.V. Key agreement device and method
US10235506B2 (en) * 2015-05-05 2019-03-19 Nxp B.V. White-box modular exponentiation
US10372886B2 (en) * 2015-05-05 2019-08-06 Nxp B.V. Protecting the input/output of modular encoded white-box RSA/ECC
NL2015599B1 (en) * 2015-10-12 2017-05-02 Koninklijke Philips Nv A cryptographic device and an encoding device.

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070150530A1 (en) 2005-12-13 2007-06-28 Intel Corporation Resisting cache timing based attacks
JP2014145958A (ja) 2013-01-30 2014-08-14 Renesas Electronics Corp 半導体装置
JP2017026788A (ja) 2015-07-22 2017-02-02 日本電信電話株式会社 秘密計算装置、その方法、およびプログラム
WO2017102879A1 (en) 2015-12-15 2017-06-22 Koninklijke Philips N.V. A computation device and method

Also Published As

Publication number Publication date
EP3707593A1 (en) 2020-09-16
WO2019091809A1 (en) 2019-05-16
CN111480140A (zh) 2020-07-31
EP3707593B1 (en) 2021-06-02
US11381379B2 (en) 2022-07-05
JP2021502743A (ja) 2021-01-28
EP3484093A1 (en) 2019-05-15
CN111480140B (zh) 2024-05-28
US20200266970A1 (en) 2020-08-20

Similar Documents

Publication Publication Date Title
US10726108B2 (en) Protecting the input/output of modular encoded white-box RSA
CN107040362B (zh) 模乘设备和方法
CN105453481B (zh) 包括表网络的计算设备
US11323255B2 (en) Methods and systems for encryption and homomorphic encryption systems using Geometric Algebra and Hensel codes
US20190287427A1 (en) Device and method for performing obfuscated arithmetic
JP7191097B2 (ja) 計算デバイス及び方法
JP7123959B2 (ja) 楕円曲線点乗算デバイス及び方法
WO2014131677A1 (en) Random number generator and stream cipher
JP6517436B2 (ja) 暗号化デバイス及び符号化デバイス
US10140437B2 (en) Array indexing with modular encoded values
Costello et al. Faster compact Diffie–Hellman: endomorphisms on the x-line
US10235506B2 (en) White-box modular exponentiation
JP2020515093A (ja) 符号化加算のための計算デバイス
WO2012090289A1 (ja) 暗号処理装置および方法
CN113273131A (zh) 使用共享的份额的计算设备
EP3078154B1 (en) A computing device for iterative application of table networks
US10068070B2 (en) White-box elliptic curve point multiplication
EP3125145A1 (en) White-box elliptic curve point multiplication
Barbu et al. ECDSA white-box implementations: attacks and designs from whibox 2021 contest
US20240411514A1 (en) Methods and systems for addition, multiplication, subtraction, and division of rational numbers encoded in the domain of farey rationals for mpc systems
KR20080012634A (ko) 고속 몽고메리 전력 래더 알고리즘에서 사용되는 폴트 검출동작을 구현하기 위한 이진 유한 영역에서의 포인트 덧셈방법 및 덧셈 연산 장치
EP3125144B1 (en) Array indexing with modular encoded values

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211026

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20211026

TRDD Decision of grant or rejection written
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20221026

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20221107

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20221206

R150 Certificate of patent or registration of utility model

Ref document number: 7191097

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250