JP7177084B2 - ポーラ復号のための凍結ビットベースの経路プルーニングおよび早期終了 - Google Patents
ポーラ復号のための凍結ビットベースの経路プルーニングおよび早期終了 Download PDFInfo
- Publication number
- JP7177084B2 JP7177084B2 JP2019559359A JP2019559359A JP7177084B2 JP 7177084 B2 JP7177084 B2 JP 7177084B2 JP 2019559359 A JP2019559359 A JP 2019559359A JP 2019559359 A JP2019559359 A JP 2019559359A JP 7177084 B2 JP7177084 B2 JP 7177084B2
- Authority
- JP
- Japan
- Prior art keywords
- decoding
- bit
- frozen bit
- frozen
- metric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/3738—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with judging correct decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
- H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
- H04L1/0051—Stopping criteria
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0052—Realisations of complexity reduction techniques, e.g. pipelining or use of look-up tables
- H04L1/0053—Realisations of complexity reduction techniques, e.g. pipelining or use of look-up tables specially adapted for power saving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1108—Hard decision decoding, e.g. bit flipping, modified or weighted bit flipping
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1575—Direct decoding, e.g. by a direct determination of the error locator polynomial from syndromes and subsequent analysis or by matrix operations involving syndromes, e.g. for codes with a small minimum Hamming distance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
- H03M13/451—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
- H03M13/458—Soft decoding, i.e. using symbol reliability information by updating bit probabilities or hard decisions in an iterative fashion for convergence to a final decoding result
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
- H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
- H03M13/6393—Rate compatible low-density parity check [LDPC] codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201762502154P | 2017-05-05 | 2017-05-05 | |
| US62/502,154 | 2017-05-05 | ||
| US15/967,592 | 2018-04-30 | ||
| US15/967,592 US10742238B2 (en) | 2017-05-05 | 2018-04-30 | Frozen bits based pruning and early termination for polar decoding |
| PCT/US2018/030534 WO2018204418A1 (en) | 2017-05-05 | 2018-05-01 | Frozen bits based path pruning and early termination for polar decoding |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2020520142A JP2020520142A (ja) | 2020-07-02 |
| JP2020520142A5 JP2020520142A5 (https=) | 2021-05-27 |
| JP7177084B2 true JP7177084B2 (ja) | 2022-11-22 |
Family
ID=64015006
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019559359A Active JP7177084B2 (ja) | 2017-05-05 | 2018-05-01 | ポーラ復号のための凍結ビットベースの経路プルーニングおよび早期終了 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US10742238B2 (https=) |
| EP (1) | EP3619814B1 (https=) |
| JP (1) | JP7177084B2 (https=) |
| KR (1) | KR102612450B1 (https=) |
| CN (1) | CN110574292B (https=) |
| BR (1) | BR112019022853A2 (https=) |
| TW (1) | TWI756421B (https=) |
| WO (1) | WO2018204418A1 (https=) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018126496A1 (en) | 2017-01-09 | 2018-07-12 | Qualcomm Incorporated | Bit allocation for encoding and decoding |
| US10523369B2 (en) * | 2017-01-09 | 2019-12-31 | Qualcomm Incorporated | Mutual-information based recursive polar code construction |
| US10601450B2 (en) * | 2017-03-29 | 2020-03-24 | Qualcomm Incorporated | List management for parallel operations of polar codes |
| CN108809500B (zh) * | 2017-05-05 | 2020-12-22 | 华为技术有限公司 | 编码方法、装置和设备 |
| EP3622645B1 (en) * | 2017-05-12 | 2021-11-03 | Telefonaktiebolaget LM Ericsson (publ) | Adaptive crc length for beam sweeping |
| US10713113B2 (en) * | 2018-09-06 | 2020-07-14 | Sabrina Barbato | Solid state drive implementing polar encoding and successive cancellation list decoding |
| CN109474283B (zh) * | 2018-11-15 | 2022-07-12 | 东南大学 | 具备提前终止和置信度增强的极化码译码方法及其架构 |
| US10963342B2 (en) * | 2019-02-01 | 2021-03-30 | Micron Technology, Inc. | Metadata-assisted encoding and decoding for a memory sub-system |
| TWI731441B (zh) * | 2019-10-18 | 2021-06-21 | 國立清華大學 | 用於列表型連續消去的解碼器及其解碼方法 |
| WO2021107746A1 (ko) * | 2019-11-29 | 2021-06-03 | 삼성전자 주식회사 | 통신 및 방송 시스템에서 극부호의 복호화 방법 및 장치 |
| US11451330B2 (en) * | 2020-05-05 | 2022-09-20 | Viavi Solutions Inc. | Method for reducing false detection of successful decoding of cyclic redundancy check codes |
| US11139839B1 (en) * | 2020-07-07 | 2021-10-05 | Huawei Technologies Co., Ltd. | Polar code decoder and a method for polar code decoding |
| TWI759072B (zh) * | 2021-01-14 | 2022-03-21 | 國立清華大學 | 極化碼解碼裝置及其操作方法 |
| US20250167917A1 (en) * | 2023-11-22 | 2025-05-22 | Qualcomm Incorporated | Polar code scheme selection based on receiver decoding capability |
| US20250219657A1 (en) * | 2023-12-29 | 2025-07-03 | Samsung Electronics Co., Ltd. | Method and device for simplified successive cancellation list decoding of polarization-adjusted convolutional (pac) codes |
| CN119788253B (zh) * | 2024-12-30 | 2025-11-04 | 创耀(苏州)通信科技股份有限公司 | 解码路径确定方法、装置、设备、介质及程序产品 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180192402A1 (en) | 2017-01-04 | 2018-07-05 | Coherent Logix, Incorporated | Scrambling Sequence Design for Multi-Mode Block Discrimination on DCI Blind Detection |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103368583B (zh) * | 2012-04-11 | 2016-08-17 | 华为技术有限公司 | 极性码的译码方法和译码装置 |
| CN104079370B (zh) * | 2013-03-27 | 2018-05-04 | 华为技术有限公司 | 信道编译码方法及装置 |
| KR102128471B1 (ko) * | 2014-03-11 | 2020-06-30 | 삼성전자주식회사 | 폴라 부호의 리스트 복호 방법 및 이를 적용한 메모리 시스템 |
| US9742440B2 (en) * | 2015-03-25 | 2017-08-22 | Samsung Electronics Co., Ltd | HARQ rate-compatible polar codes for wireless channels |
| WO2018087717A1 (en) | 2016-11-11 | 2018-05-17 | Telefonaktiebolaget L M Ericsson (Publ) | Error detection in communication systems using polar coded data transmission |
| KR101856416B1 (ko) * | 2017-02-28 | 2018-05-09 | 성균관대학교산학협력단 | 극 부호를 위한 저 복잡도 scl 복호 방법 및 장치 |
-
2018
- 2018-04-30 US US15/967,592 patent/US10742238B2/en active Active
- 2018-05-01 CN CN201880027989.1A patent/CN110574292B/zh active Active
- 2018-05-01 WO PCT/US2018/030534 patent/WO2018204418A1/en not_active Ceased
- 2018-05-01 EP EP18730885.3A patent/EP3619814B1/en active Active
- 2018-05-01 BR BR112019022853A patent/BR112019022853A2/pt unknown
- 2018-05-01 JP JP2019559359A patent/JP7177084B2/ja active Active
- 2018-05-01 KR KR1020197035647A patent/KR102612450B1/ko active Active
- 2018-05-03 TW TW107115031A patent/TWI756421B/zh active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180192402A1 (en) | 2017-01-04 | 2018-07-05 | Coherent Logix, Incorporated | Scrambling Sequence Design for Multi-Mode Block Discrimination on DCI Blind Detection |
| JP2020504527A (ja) | 2017-01-04 | 2020-02-06 | コーヒレント・ロジックス・インコーポレーテッド | Dciブラインド検出のためにue idを凍結ビットに埋め込むスクランブル系列設計 |
Non-Patent Citations (3)
| Title |
|---|
| COHERENT LOGIX INC.,Early block discrimination with polar codes for DCI blind detection[online],3GPP TSG RAN WG1 #89 R1-1707686,Internet<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_89/Docs/R1-1707686.zip>,2017年05月07日 |
| COHERENT LOGIX INC.,Early block discrimination with polar codes to further accelerate DCI blind detection[online],3GPP TSG RAN WG1 #88 R1-1701897,Internet<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88/Docs/R1-1701897.zip>,2017年02月07日 |
| HUAWEI, HISILICON,Evaluation of channel coding schemes for control channel[online], 3GPP TSG-RAN WG1#86b R1-1608863,Internet<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_86b/Docs/R1-1608863.zip>,2016年10月01日 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20200003157A (ko) | 2020-01-08 |
| KR102612450B1 (ko) | 2023-12-08 |
| TWI756421B (zh) | 2022-03-01 |
| US20180323809A1 (en) | 2018-11-08 |
| EP3619814A1 (en) | 2020-03-11 |
| US10742238B2 (en) | 2020-08-11 |
| CA3059233A1 (en) | 2018-11-08 |
| CN110574292B (zh) | 2023-06-16 |
| BR112019022853A2 (pt) | 2020-05-19 |
| WO2018204418A1 (en) | 2018-11-08 |
| TW201907670A (zh) | 2019-02-16 |
| EP3619814B1 (en) | 2024-08-28 |
| JP2020520142A (ja) | 2020-07-02 |
| CN110574292A (zh) | 2019-12-13 |
| EP3619814C0 (en) | 2024-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7177084B2 (ja) | ポーラ復号のための凍結ビットベースの経路プルーニングおよび早期終了 | |
| US12034534B2 (en) | Dynamic frozen bits and error detection for polar codes | |
| JP7195273B2 (ja) | アップリンク制御情報用のポーラ符号 | |
| JP7125426B2 (ja) | 早期終了を用いたポーラリストデコーディング | |
| JP7128845B2 (ja) | ポーラ符号のための制御フィールドの優先度付けおよび早期復号 | |
| JP7177093B2 (ja) | 複数のフォーマットを用いた低レイテンシ復号および誤警報率低減のためのポーラ符号構築 | |
| JP7026698B2 (ja) | 逐次除去リスト復号の早期終了 | |
| JP2020515143A (ja) | ポーラ符号化のためのパリティビットチャネル割当て | |
| WO2018232562A1 (en) | Parity bits of polar code for early termination | |
| WO2018141080A1 (en) | False alarm rate reduction for polar codes | |
| WO2018148866A1 (en) | False alarm rate suppression for polar codes | |
| CA3059233C (en) | Frozen bits based path pruning and early termination for polar decoding |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210414 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210414 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220221 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220328 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220621 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221017 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221110 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7177084 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |