JP6998890B2 - セクション式冗長検査を有する制御シグナリングの符号化および復号 - Google Patents
セクション式冗長検査を有する制御シグナリングの符号化および復号 Download PDFInfo
- Publication number
- JP6998890B2 JP6998890B2 JP2018561015A JP2018561015A JP6998890B2 JP 6998890 B2 JP6998890 B2 JP 6998890B2 JP 2018561015 A JP2018561015 A JP 2018561015A JP 2018561015 A JP2018561015 A JP 2018561015A JP 6998890 B2 JP6998890 B2 JP 6998890B2
- Authority
- JP
- Japan
- Prior art keywords
- payload
- section
- redundancy check
- sections
- check information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2933—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
- H03M13/3938—Tail-biting
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Artificial Intelligence (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021200048A JP7371077B2 (ja) | 2016-06-06 | 2021-12-09 | セクション式冗長検査を有する制御シグナリングの符号化および復号 |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201662346291P | 2016-06-06 | 2016-06-06 | |
| US62/346,291 | 2016-06-06 | ||
| US15/607,161 | 2017-05-26 | ||
| US15/607,161 US10313057B2 (en) | 2016-06-01 | 2017-05-26 | Error detection in wireless communications using sectional redundancy check information |
| PCT/US2017/035026 WO2017210205A1 (en) | 2016-06-01 | 2017-05-30 | Encoding and decoding of control signaling with sectional redundancy check |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021200048A Division JP7371077B2 (ja) | 2016-06-06 | 2021-12-09 | セクション式冗長検査を有する制御シグナリングの符号化および復号 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019522399A JP2019522399A (ja) | 2019-08-08 |
| JP2019522399A5 JP2019522399A5 (enExample) | 2020-06-18 |
| JP6998890B2 true JP6998890B2 (ja) | 2022-01-18 |
Family
ID=65562972
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018561015A Active JP6998890B2 (ja) | 2016-06-06 | 2017-05-30 | セクション式冗長検査を有する制御シグナリングの符号化および復号 |
| JP2021200048A Active JP7371077B2 (ja) | 2016-06-06 | 2021-12-09 | セクション式冗長検査を有する制御シグナリングの符号化および復号 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021200048A Active JP7371077B2 (ja) | 2016-06-06 | 2021-12-09 | セクション式冗長検査を有する制御シグナリングの符号化および復号 |
Country Status (1)
| Country | Link |
|---|---|
| JP (2) | JP6998890B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108259121B (zh) * | 2016-12-28 | 2019-02-01 | 上海朗帛通信技术有限公司 | 一种用于信道编码的ue、基站中的方法和设备 |
| CN112825558B (zh) * | 2019-11-20 | 2022-11-18 | 华为技术有限公司 | 一种编码方法、解码方法及设备 |
| WO2025171642A1 (en) * | 2024-02-18 | 2025-08-21 | Qualcomm Incorporated | General crc design for ambient iot |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020147954A1 (en) | 2001-03-22 | 2002-10-10 | Shea John M. | Method and coding means for error-correction utilizing concatenated parity and turbo codes |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07288479A (ja) * | 1994-04-18 | 1995-10-31 | Nec Corp | 誤り訂正連接符号化方法及び装置 |
| EP2026470A1 (en) | 2007-08-17 | 2009-02-18 | Panasonic Corporation | Running cyclic redundancy check over coding segments |
| US8473821B2 (en) | 2010-11-09 | 2013-06-25 | Qualcomm, Incorporated | Packet-level erasure protection coding in aggregated packet transmissions |
| CN105227189B (zh) | 2015-09-24 | 2019-01-01 | 电子科技大学 | 分段crc辅助的极化码编译码方法 |
-
2017
- 2017-05-30 JP JP2018561015A patent/JP6998890B2/ja active Active
-
2021
- 2021-12-09 JP JP2021200048A patent/JP7371077B2/ja active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020147954A1 (en) | 2001-03-22 | 2002-10-10 | Shea John M. | Method and coding means for error-correction utilizing concatenated parity and turbo codes |
Non-Patent Citations (1)
| Title |
|---|
| MediaTek Inc.,Resolving Polar Code Memory Complexity Issue[online],3GPP TSG-RAN WG1#86b R1-1610420,インターネット<URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_86b/Docs/R1-1610420.zip>,2016年10月18日 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2019522399A (ja) | 2019-08-08 |
| JP7371077B2 (ja) | 2023-10-30 |
| JP2022022398A (ja) | 2022-02-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2017273443B2 (en) | Encoding and decoding of control signaling with sectional redundancy check | |
| US10917112B2 (en) | Apparatus and methods for error detection coding | |
| US10348451B2 (en) | Enhanced polar code constructions by strategic placement of CRC bits | |
| EP3491758B1 (en) | Design of hybrid automatic repeat request (harq) feedback bits for polar codes | |
| US10476998B2 (en) | Reinforced list decoding | |
| US20170353267A1 (en) | Generalized polar code construction | |
| JP7371077B2 (ja) | セクション式冗長検査を有する制御シグナリングの符号化および復号 | |
| TW200931861A (en) | Decoding scheme using multiple hypotheses about transmitted messages | |
| US20170359146A1 (en) | Enhanced lva decoding using iterative comparison trellis construction | |
| US10425108B2 (en) | Tailless convolutional codes | |
| CN110663189A (zh) | 用于极化编码的方法和装置 | |
| WO2024192763A1 (en) | Methods, systems, and apparatus for non-sequential decoding of polar codes | |
| US20230131991A1 (en) | Method and system for error checking in wireless communications | |
| WO2018184159A1 (en) | Cyclic redundancy check (crc) attachments for early termination of polar codes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200511 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200511 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210325 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210426 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210609 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20211122 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20211221 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6998890 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |